High Level Synthesis of a trained CNN for handwritten digit recognition

Federico Serafini federico.serafini@studenti.unipr.it

Embedded Systems Università degli Studi di Parma

12/07/2022


Outline

- Introduction
- 2 SW implementation
- 3 High Level Synthesis
- Results and Validation
- Conclusions

Convolutional Neural Network (CNN)

Neural networks able to detect spatial structures (features) of the input through a special architecture based on:

- local receptive fields (convolution operation);
- shared weights (filters);
- local translation invariance (pooling operation).
- ⇒ Widely used in image-recongnition problems.
- ⇒ Highly-parallelizable problem.




A single and abitious objective


Overtake C performances through HW parallelism!

Workflow

- Opening Python:
 - model definition, training and evaluation;
 - export of (trained) network weights and architecture.
- C: replication of the network.
- Vitis HLS:
 - naive implementation (basic C synthesis);
 - 2 stream and dataflow implementation.
- Validation.

Model definition and evaluation in Python






Results and Validation

Network replication in C

```
void cnn
      float img_in [IMG_ROWS][IMG_COLS],
4
5
6
      float prediction [DIGITS]
7
      /****** Normalization and padding. ******/
8
      float pad img [PAD IMG ROWS][PAD IMG COLS] = { 0 }:
9
      normalization_and_padding(img_in, pad_img);
10
11
      /***** Convolution laver. ******/
12
      float features [FILTERS][IMG_ROWS][IMG_COLS] = { 0 };
13
      // Convolution with relu as activation function.
14
      convolutional_layer(pad_img, features);
15
16
      /***** Max-pooling layer. ******/
17
      float pool features [FILTERS][POOL IMG ROWS][POOL IMG COLS] = { 0 }:
18
      max pooling laver(features, pool features):
19
20
      /***** Flatten layer. ******/
21
      float flat array [FLAT SIZE] = { 0 }:
22
      flattening_layer(pool_features, flat_array);
23
24
      /***** Dense laver. ******/
25
      dense_layer(flat_array, prediction);
26
```

Naive implementation: latency estimation



Streaming data

A type of data transfer in which data samples are sent in sequential order starting from the first sample:

High Level Synthesis

- a FIFO of infinite depth (ap_fifo);
- no address management is required.


Array implemented as FIFO interface

- Array must be only read or written, thus allowing a point-to-point connection.
- Program must follow first in, first out semantics (random access is not supported).
- If a stream is used to transfer data between tasks, consider a dataflow region where data streams from one task to the next.

¹Vitis-HLS User Guide

```
#define FILTERS 8
    void cnn
      float img in [IMG ROWS][IMG COLS].
6
      float prediction [DIGITS]
7
8
9
      /***** Pre-processing the img_in. ******/
10
11
      // Normalization and padding.
12
13
14
      /****** Clone the normalized and padded image for FILTERS times. *******/
15
16
      /*
17
       * Clone the normalized and padded image in order to
       * have an image for each parallel execution.
18
19
       */
20
21
22
      /***** Parallel executions start here. *******/
23
24
      /*
25
         Dataflow section with streams between tasks:
26
       * -convolution_layer;
27
       * -max pooling laver:
28
       * -flattening laver:
29
       * -dense_layer.
30
       */
31
```

Dataflow view



High level synthesis details report

'cnn' report



| Latency | (cycles) | Latency (| absolute) | ute) Interval (cycles) | | | |
|---------|----------|-----------|-----------|------------------------|------|------|--|
| min | max | min | max | min | max | Туре | |
| 5821 | 5821 | 58.210 us | 58.210 us | 5822 | 5822 | none | |

□ Detail

□ Instance

- Loop

| | | Latency | (cycles) | Latency (| absolute) | Interval | (cycles) | |
|-----------------------------|------------------|---------|----------|-----------|-----------|----------|----------|----------|
| Instance | Module | min | max | min | max | min | max | Type |
| grp_dataflow_section_fu_466 | dataflow_section | 3997 | 3997 | 39.970 us | 39.970 us | 3998 | 3998 | dataflow |

| | Latency | (cycles) | | Initiation | Interval | | |
|---------------------------------|---------|----------|-------------------|------------|----------|------------|-----------|
| Loop Name | min | max | Iteration Latency | achieved | target | Trip Count | Pipelined |
| -pad_for_rows_pad_for_cols | 918 | 918 | 20 | 1 | 1 | 900 | yes |
| - clone_for_rows_clone_for_cols | 901 | 901 | 3 | 1 | 1 | 900 | yes |

'dataflow_section' report


■ Latency

| Summ | агу | | | | | |
|---------|----------|-----------|-----------|----------|----------|----------|
| Latency | (cycles) | Latency (| absolute) | Interval | (cycles) | |
| min | max | min | max | min | max | Type |
| 3997 | 3997 | 39.970 us | 39.970 us | 3998 | 3998 | dataflow |

□ Detail

| - Iliscalice | | | | | | | | |
|-------------------------|----------------------|---------|----------|-----------|-----------|----------|----------|----------|
| | | Latency | (cycles) | Latency (| absolute) | Interval | (cycles) | |
| Instance | Module | min | max | min | max | min | max | Type |
| convolutional_layer_U0 | convolutional_layer | 3997 | 3997 | 39.970 us | 39.970 us | 3998 | 3998 | dataflow |
| dense_layer_U0 | dense_layer | 1998 | 1998 | 19.980 us | 19.980 us | 1999 | 1999 | dataflow |
| dense_layer_soft_max_U0 | dense_layer_soft_max | 113 | 113 | 1.130 us | 1.130 us | 113 | 113 | none |
| max_pooling_layer_U0 | max_pooling_layer | 793 | 793 | 7.930 us | 7.930 us | 794 | 794 | dataflow |
| flattening laver U0 | flattening laver | 198 | 198 | 1.980 us | 1.980 us | 199 | 199 | dataflow |

Stream-dataflow implementation: latency estimation



Co-simulation

| Total predictions | 10 |
|---------------------|------|
| Correct predictions | 100% |

| | | Avg | |
|------------------|------|------|------|
| Latency (cycles) | 5975 | 5975 | 5975 |

Export RTL with Vivado synsthesis and place and route

| | BRAM | DSP | FF | LUT |
|-----------|------|-----|-------|-------|
| Vitis HLS | 384 | 143 | 47201 | 37585 |
| Vivado | 224 | 143 | 38791 | 26753 |

| | Required | Post-synth | Post-impl |
|-------------------|----------|------------|-----------|
| Clock period (ns) | 10 | 8.123 | 9.157 |

Conclusions and future work

Future work

- Smarter SW algorithm ⇒ faster HW accelerator.
- Fixed-point arithmetic ⇒ reduced area.
- ullet Vitis HLS syntax constructs and libraries \Longrightarrow smarter syntesis.

Hardware or software implementation?

Further invistigation is needed:

- apply improvements listed above;
- consider application domain requirements (for example the available HW and timing contraints);
- 3 consider also an HW and SW co-design;
- ochoose the cheapest solution satisfying the requirements.

Thank you for your attention.