

Introduction to VHDL

Introduction to HDL

- In electronics, HDL is a class of computer language for the formal description of the electronic circuit.
- It is used to model the circuit at different levels.
- (Top level to gate level).
- A synthesizable HDL code results to an equivalent hardware.
- HDL can be used for verification of the circuits.


Classification of HDL

VHDL (VHSIC-HDL)	Verilog
It is strongly typed	It is weakly typed
High verbosity	Low verbosity
Case insensitive	Case sensitive
Non C like	More C like
Upto gate level implementation only	Transistor level implementation is possible

Features of VHDL

- Supports concurrent and sequential execution of statements.
- It possesses IEEE standards.
- Like C, VHDL also supports different data types, conditional, relational, logical, arithmetic operators.
- Supports 3 different modelling styles
 1. Dataflow
 2. Behavioural
 3. Structural

Different Modelling Style



Operators

LOGICAL :

- AND
- OR
- NOR
- NAND
- NOT
- XOR
- XNOR

ARITHMETIC:

- + addition
- - subtraction
- * multiplication
- / division
- ABS absolute value
- MOD modulus
- REM remainder
- ** exponent

Comparison Operators:

- `=` equal to
- `/=` not equal to
- `<` less than
- `>` greater than
- `<=` less than or equal to
- `>=` greater than or equal to

Branching Statements:

```
if condition_1 then  
    sequential statements  
  
elseif condition2 then  
    sequential statements  
  
else  
    sequential statements  
  
end if;
```

Branching Statements:

case expression **is**

when choice =>

sequential statements

when choice =>

sequential statements

end case;

Looping Statements

```
optional_label: for parameter in range loop
    sequential statements
end loop label;
```


Ex:

```
for I in 1 to 10 loop
    if (REPEAT = '1') then
        I := I-1; -- Illegal
    end if;
end loop;
```

Looping Statements

```
while condition loop  
    sequential statements  
end loop;
```

Circuit 1



VHDL Dataflow Modelling Style

```
library ieee;
use ieee.std_logic_1164.all;

entity circuit_1 is
    port (A, B: in std_logic;
          S, C: out std_logic);
end circuit_1;

architecture dataflow of
circuit_1 is
    Begin
        S <= A xor B;
        C <= a and b;
    end dataflow;
```

VHDL Behavioral Modelling Style

```
library ieee;
use ieee.std_logic_1164.all;

entity circuit_1 is
    port (A, B: in std_logic;
          S, C: out std_logic);
end circuit_1;

architecture behavior of circuit_1 is
begin
    c1: process (A,B)
    begin
        if A = '1' then
            S <= not B;
            C <= B;
        else
            S <= B;
            C <= '0';
        end if;
    end process c1;
end behavior;
```

VHDL Structural Modelling Style

```
library ieee;
use ieee.std_logic_1164.all;


entity circuit_1 is                                -- Entity declaration for circuit_1
port (A, B: in std_logic;
      S, C: out std_logic);
end circuit_1;

architecture structure of circuit_1 is           -- Architecture body for circuit_1
component xor_gate                                -- xor component declaration
  port (i1, i2: in std_logic;
        o1: out std_logic);
end component;

component and_gate                                 -- and component declaration
  port (i3, i4: in std_logic;
        o2: out std_logic);
end component;
```

VHDL Structural Modelling Style

```
begin
    u1: xor_gate port map (i1 => A, i2 => B, o1 => S);
    u2: and_gate port map (i3 => a, i4 => b, o2 => C);
    -- We can also use Positional Association
    --      => u1: xor_gate port map (a, b, sum);
    --      => u2: and_gate port map (a, b, carry_out);
end structure;
```



--Functionality for XOR gate in data flow modelling style

```
library ieee;
use ieee.std_logic_1164.all;

entity xor_gate is
    port (i1, i2: in std_logic;
          o1: out std_logic);
end circuit_1;


architecture dataflow of xor_gate is
    Begin
        o1 <= i1 xor i2;
    end dataflow;
```

--Functionality for AND gate in data flow modelling style

```
library ieee;
use ieee.std_logic_1164.all;


entity and_gate is
    port (i3, i4: in std_logic;
          o2: out std_logic);
end circuit_1;

architecture dataflow of and_gate is
    Begin
        o2 <= i3 and i4;
    end dataflow;
```



Test Bench

- Used for verification of the design
- HDL code with no port list and non synthesizable constructs.
- The main objectives of Test Bench is to:
 - 1.Instantiate the design under test (DUT)
 - 2.Generate stimulus waveforms for DUT
 - 3.Generate reference outputs and compare them with the outputs of DUT
 - 4.Automatically provide a pass or fail indication




VHDL Test Bench for Circuit 1

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY circuit_1_tb IS
END circuit_1_tb;

ARCHITECTURE circuit_1_tb OF circuit_1_tb IS
```

```
COMPONENT circuit1
PORT (
    A : IN bit;
    B : IN bit;
    S : OUT bit;
    C : OUT bit
);
END COMPONENT;
```



-- input test signals and resulting output signals from DUT to be declared

```
signal a_tb : bit := '0';
signal b_tb : bit := '0';
signal s_tb : bit;
signal c_tb : bit;
```


```
BEGIN

    uut: circuit1 PORT MAP
        (
            A => a_tb,
            B => b_tb,          -- instantaite the DUT with
            S => s_tb,          -- structual modelling style
            C => c_tb
        );

Process                                --apply the stimulus with
Begin                                    --behavioural modelling style
    a_tb <= '0';   b_tb <= '0';
    wait for 50 ns;
    a_tb <= '0';   b_tb <= '1';
    wait for 50 ns;
    a_tb<= '1';   b_tb <= '0';
    wait for 50 ns;
    a_tb <= '1';   b_tb <= '1';
    wait;
end process;

END circuit_1_tb ;
```

Simulation Results of Circuit 1



INPUT AND OUTPUT PINS DETAILS OF MAX 3000A

Inputs	Pin No.
SW1	4
SW2	5
SW3	6
SW4	8
SW5	9
SW6	11
SW7	12
SW8	14

Outputs	Pin No.
LED1	24
LED 2	25
LED 3	26
LED 4	27
LED 5	28
LED 6	29
LED 7	31
LED 8	33

Configuring Helium Board using JTAG

1. Open terminal -> JTAG
2. cable ft2232 vid=0x0403 pid=0x6010
3. detect
- 4.svf “file path.svf”



VHDL Question

Batch -1

A chemical plant needs a microprocessor driven alarm system to warn of critical conditions in one of its chemical tanks. The tank has four HIGH/LOW (1/0) switches that monitor temperature(T), pressure(P) fluid level(L) and weight(W). Design a system that will notify the microprocessor to activate an alarm when any one of the following condition arise:-

- High fluid level with high temperature and high pressure
- Low fluid level with high temperature and high weight.
- Low fluid level with Low temperature and high pressure
- Low fluid level with high temperature and low weight



VHDL Question Batch -2

A ‘parity bit’ is an additional bit that is added to aid error detection in a digital message. It is calculated based on the numbers of 1’s in any message. Design a logic that generates a parity bit for a system that deals with 4-bit binary numbers. The logic should produce the parity bit as ‘1’ if the number of 1’s in the message is even, otherwise generates zero.