

# Exploring a Prototype Process for Automating SoC Application Development on the DE10 Nano.

---



Student Name: Chenyang Liu

Student ID: 23105110

Email: [c.liu7@universityofgalway.ie](mailto:c.liu7@universityofgalway.ie)

Supervisor: Fearghal Morgan

# Abstract

---

This thesis explores a method for developing SoC applications on the DE10 Nano. It involves modifying the GHRD to obtain a project template and automating the parsing of the HDLGen ChatGPT project through Python to generate TCL scripts. These scripts are then verified on the DE10 Nano. This automated process alleviates developers from the burden of tedious procedures.

# Contents

---

- [Abstract](#)
- [Contents](#)
- [Introduction](#)
- [Chapter 1, Environment Preparation](#)
  - [1.1 DE10 Nano Introduce](#)
  - [1.2 Linux Image Creation](#)
    - [1.2.1 U-Boot](#)
    - [1.2.2 Compile The Kernel](#)
    - [1.2.3 Device Tree](#)
  - [1.3 EDA Tools](#)
  - [1.4 System Barebone Creation](#)
- [Chapter 2, Work Process](#)
  - [2.1 Quartus Project](#)
  - [2.2 HPS-FPGA Data Transmission](#)
    - [2.2.1 Configure the Bitstream File](#)
    - [2.2.2 Access Physical Memory](#)
- [Chapter 3, Program Design](#)
- [Reference](#)
- [Appendix](#)
  - [Git Hub Repository](#)

# Introduction

---

In traditional HDL teaching, students often must focus on many details beyond the core learning objectives, such as spending excessive time on how to use EDA tools and delving into minute syntactical details of HDL. HDLGen\_ChatGPT is a tool designed by Fearghal Morgan (HDLGen-ChatGPT, 2023) that streamlines this process; with the aid of HDLGen\_ChatGPT and a large language model, students need only concentrate on designing digital circuits and writing pseudo-code. They would then proceed to synthesis and simulation within the AMD Vivado EDA environment.

Students initially design Data Flow Diagrams, create Signal Dictionaries, and develop Finite State Machines. Subsequently, using the GUI program in HDLGen\_ChatGPT, they design modules comprising input and output signals, internal signals, and their architecture. For each Process, they define sensitive signals and output signals, along with writing corresponding pseudo-code. Similarly, the Testbench is also written in pseudo-code within the HDLGen\_ChatGPT interface.

HDLGen\_ChatGPT then generates prompts based on the student's design, which are submitted to the large language model. The model subsequently produces executable HDL code. Finally, HDLGen\_ChatGPT automatically sets up the EDA project and launches the EDA tool (AMD Vivado). The student then completes the synthesis and simulation stages within the EDA tool. Another

advantage brought by such a workflow is that students can conveniently switch between different HDLs (VHDL, Verilog, SystemVerilog, Chisel).

However, this design flow is currently incomplete; it has not been adapted to work with Intel's EDA tools, and the process does not encompass verification on actual FPGA hardware. Those are precisely the issue that this project aims to address.

This project aims to refine the workflow for digital circuit design, verification, and execution on a development board using HDLGen\_ChatGPT. It involves designing Data Flow Diagrams (DFDs) and Finite State Machines (FSMs) within the HDLGen\_ChatGPT platform, as well as drafting pseudocode. Based on these DFDs, FSMs, and pseudocode, prompts are generated for submission to a large language model that subsequently produces High-Level Description Language (HDL) code. The process is furthered by executing pre-written TCL scripts to initiate both AMD and Intel's Electronic Design Automation (EDA) tools (Vivado and Quartus), which generate necessary C language files and Linux Drivers for a System-on-Chip (SoC) application running on the DE10-Nano board. Finally, through a user interface written in either C or Python, the performance of the SoC can be monitored on the DE10-Nano board.

This project is merely a part of a more comprehensive project which encompasses the development of GUIs, front-end drawing functionalities, as well as the adaptation of AMD EDA tools and the PYNQ platform for AMD development boards. However, within the scope of this particular project, it solely focuses on the adaptation of Intel EDA tools and the corresponding Development Kit. The DE10-Nano from Intel has been selected as the Development Kit for this endeavor. The choice of DE10-Nano is due to its widespread popularity and ample references in the educational market, where it serves as an effective teaching tool. Notably, the DE10-Nano consists of two parts: a traditional FPGA and an HPS (Hard Processor System) that incorporates dual Cortex-A9 cores. This means the DE10-Nano can run Linux, thereby allowing it to align with the PYNQ aspect of the broader project as illustrated in Figure 1. Furthermore, the presence of Linux facilitates the verification process for the FPGA.

In the AMD segment of the boarder entire project, PYNQ has been chosen as part of the development kit. It aims to simplify the development process for ZYNQ's All Programmable System-on-Chip (SoC) and enables developers to program and control FPGA hardware directly using Python language. PYNQ combines traditional hardware description languages (such as VHDL or Verilog) design workflows with the high-level programming language Python, making it easier for software engineers, data scientists, and non-traditional FPGA designers to leverage the powerful parallel processing capabilities and real-time performance of FPGAs.

PYNQ offers an interface that allows users to easily monitor the status of the entire PYNQ development board and send data from the ARM processor on PYNQ to the FPGA via Python. Although the DE10 Nano is similar to PYNQ, featuring both an ARM processor and an FPGA, it does not provide a user-friendly method for data exchange from the ARM processor to the FPGA. This report presents an automated workflow for FPGA development tailored to the DE10 Nano platform. The proposed methodology involves a Python script that parses the HDLGen\_ChatGPT project, subsequently generating a Quartus project which can compile into a bitstream file. Furthermore, it facilitates the transmission and reception of data to and from the FPGA on the DE10 Nano via Python or Jupyter Notebook, thereby streamlining the development and interaction process.

In brief, the way to develop this automatic development process can be encapsulated as follows:

- Create a Linux image and flash it onto an SD card.
- Modify the GHRD to obtain the template.

- Retrieve TCL scripts from the template.
- Build a Python script to generate the TCL script and batch file.
- Create a shell script to make the process of programming a bit stream file automatically.
- Write to or read from memory In Linux running on DE10-Nano by modify the `/dev/mem` file.

Though Terasic provided a Linux image for the DE10 Nano, the image lacks documentation. Within the scope of this project, it is imperative to configure the network and leverage several third-party libraries. Customizing our own Linux image would accommodate these requirements, whereas utilizing the pre-configured image provided by Terasic poses significant challenges in achieving the same. Furthermore, a customizing image also affords us the flexibility to effortlessly adjust the image as per our needs.

GHRD, short for golden hardware reference design, contains a series of prebuilt modules that can directly run on the real DE10 Nano after being compiled. Developer can quickly set up their design by modifying the golden hardware. Not all modules are necessary in this project so it is necessary to trim GHRD to get a barebone.

Developer can add their design to barebone and do some necessary modifications. Then, they can compile the project to get the programmable file. TCL script is a key to making this process automatic. After manually setting up the Quartus project, a TCL script to set up this project can be retrieved from Quartus. The regulation behind the TCL script is obvious. Writing a Python program to generate a TCL script based on the user's design is achievable.

After compile the project and obtain the bit stream file. The Linux running on DE10 Nano allows user to control DE10 Nano and send files into it by ssh. Following the transmission of the bit stream file into the DE10 Nano, a sequence of procedures is necessitated to configure this bit stream file onto the FPGA. The procedures can be integrated into a shell script.

The primary objective of employing Linux on DE10 Nano is to facilitate efficient data transfer to FPGA and get the output data therefrom. The methodology employed for data exchange between FPGA and Linux is reading from and writing to the `/dev/mem` file interfaced with the FPGA. This report introduces how to use Python to achieve this.

## Chapter 1, Environment Preparation

### 1.1 DE10 Nano Introduce

As discussed in the introduction section, The DE10 Nano SoC integrates a dual-core ARM process which enables the DE10 Nano to operate under the Linux.

Altera's SoC integrates an ARM-based hard processor system (HPS) consisting of processor, peripherals and memory interfaces tied seamlessly with the FPGA fabric using a high-bandwidth interconnect backbone.

— [terasic.com](http://terasic.com)

Data transmission to, or acquisition from, the FPGA is feasible via Linux executed on the HPS. The SoC aboard the DE10 Nano, a Cyclone V, furnishes three bridges enabling data exchange between the HPS and FPGA. In this context, we employ the HPS-to-FPGA bridge, which presents an AXI master interface capable of interfacing with AXI or Avalon-MM slave interfaces embedded within the FPGA fabric.




Figure 1, Block Diagram of HPS-FPGA Bridge, Cite from [Cyclone V Reference Manual](#)

The picture below demonstrates the address maps of Cyclone V which is the chip on DE10 Nano. The concept of an address map, exemplified by the HPS-to-FPGA bridge, can be explained that for data transmission between HPS and FPGA via this bridge, one would utilize the memory region spanning from address 0xC0000000 to 0xFC000000, as depicted in the referenced diagram (noted by the light blue "H-to-F" section). A simple calculation reveals this memory span to be 960 MB in size. The HPS-to-FPGA bridge accesses data specifically within this mapped area. Further information on this process will be elaborated upon in Section 2.1.

	Master				
	DMA	Peripherals (6)	DAP	FPGA-to-HPS Bridge	MPU
0xFFFFFFFF	On-Chip RAM	On-Chip RAM	On-Chip RAM	On-Chip RAM	On-Chip RAM
0xFFFF0000					SCU and L2 Registers (1)
0xFFFD0000					Boot ROM
0xFF400000	Peripherals and L3 GPV		Peripherals and L3 GPV	Peripherals and L3 GPV	Peripherals and L3 GPV
0xFF200000	LW H-to-F (2)		LW H-to-F (2)	LW H-to-F (2)	LW H-to-F (2)
0xFF000000	DAP		DAP	DAP	DAP
0xFC000000	STM			STM	STM
0xC0000000	H-to-F (3)	H-to-F (3)	H-to-F (3)		H-to-F (3)
0x80000000	ACP	ACP	ACP	ACP	SDRAM (4)
	SDRAM	SDRAM	SDRAM	SDRAM	
0x00100000					
0x00010000					
0x00000000	SDRAM (5)	SDRAM (5)	SDRAM (5)	SDRAM (5)	Boot ROM

Figure 2, Address Maps for System Interconnect Masters, Cite from [Cyclone V Reference Manual](#)

## 1.2 Linux Image Creation

Creating a Linux image can be a complex process. This tutorial ([Zangman, Building Embadded Linux](#)) serves as an excellent reference, and rather than repeating its content here, this document will provide additional explanations and clarifications.

You must create your own Linux image. Once created, the size of the image cannot be modified. To install software such as Python and Jupyter Notebook, it is necessary to create an image with a capacity greater than 10GB.

### 1.2.1 U-Boot

When configuring U-Boot for the DE10 Nano, it is necessary to assign a MAC address, but it is not essential to flash the FPGA during U-Boot startup. In the future, the DE10 Nano will operate in the cloud, allowing users to access the DE10 Nano over the network and flash the FPGA during system runtime. Therefore, this step can be omitted when setting up U-Boot.

### 1.2.2 Compile The Kernel

When configuring the kernel, a crucial step is to enable configs. Configs is an in-memory virtual file system, which, as discussed in section 2.2.1, allows for the configuration of the FPGA during system runtime.

### 1.2.3 Device Tree

The definition of device tree is clearly provided by Wikipedia.

Devicetree is a datastructure describing the hardware components of a particular computer so that operating system's kernel can use and manage those components, including the CPU or CPUs, the memory, the buses and the integrated peripherals.

Given a correct device tree, the same compiled kernel can support different hardware configuration within a wider architecture family.

Device tree is mandatory for ARM devices as a remedy for vast number of forks by move the significant part of hardware description out of the kernel binary. The hardware description move into the compiled device tree blob, which is handed to the kernel by boot loader.

In section 2.2.1, we load the bitstream file into the FPGA during system runtime by configuring the Device Tree Overlay.

## 1.3 EDA Tools

The Electronic Design Automation (EDA) tool employed in this project is Quartus Prime Lite. There are numerous tutorials available online on how to utilize this EDA tool; however, several important points require attention:

1. Users operating on Windows systems must install Windows Subsystem for Linux (WSL) 1 and avoid upgrading to WSL 2, as NIOS II is incompatible with WSL 2. Failure to adhere to this could result in errors as illustrated below. ([Nios II Software Developer Handbook](#))




Figure 3, NIOS II Error

2. During the development of this project, Quartus Prime Lite version 22 was used. Post-project, Intel released version 23, which has been tested and found to contain TCL commands that differ from those in version 22. To ensure compatibility with this project's code, it is advised to use Quartus Prime Lite version 22.

## 1.4 System Barebone Creation

Open-source communities supply a commendable guide on acquiring project templates ([Zangman, Initial Project Setup](#)). This report refrains from duplicating those steps.

```

1 //=====
2 // This code is generated by Terasic System Builder
3 //=====
4
5 module DE10_NANO_SoC_GHRD(
6
7     //////////// CLOCK ////////////
8     input          FPGA_CLK1_50,
9     input          FPGA_CLK2_50,
10    input          FPGA_CLK3_50,
11
12    //////////// HPS ////////////
13    output [14: 0]  HPS_DDR3_ADDR,
14    output [ 2: 0]  HPS_DDR3_BA,
15    output          HPS_DDR3_CAS_N,
16    output          HPS_DDR3_CK_N,
17    output          HPS_DDR3_CK_P,
18    output          HPS_DDR3_CKE,
19    output          HPS_DDR3_CS_N,
20    output [ 3: 0]  HPS_DDR3_DM,
21    inout  [31: 0]  HPS_DDR3_DQ,
22    inout  [ 3: 0]  HPS_DDR3_DQS_N,

```



```

23     inout    [ 3: 0]    HPS_DDR3_DQS_P,
24     output   HPS_DDR3_ODT,
25     output   HPS_DDR3_RAS_N,
26     output   HPS_DDR3_RESET_N,
27     input    HPS_DDR3_RZQ,
28     output   HPS_DDR3_WE_N,
29
30     //////////// LED ////////////
31     output   [ 7: 0]    LED
32 );
33
34 //=====
35 //  REG/WIRE declarations
36 //=====
37 wire hps_fpga_reset_n;
38 wire          fpga_clk_50;
39 wire [6:0]    fpga_led_internal;
40
41 // connection of internal logics
42 assign LED[7: 1] = fpga_led_internal;
43 assign fpga_clk_50 = FPGA_CLK1_50;
44
45 //wire [63:0] adder_a_export;
46 //wire [63:0] adder_b_export;
47 //wire [63:0] adder_sum_export;
48
49 //adder my_adder (
50 //  .adder_a(adder_a_export),
51 //  .adder_b(adder_b_export),
52 //  .adder_sum(adder_sum_export)
53 //);
54
55 //=====
56 //  Structural coding
57 //=====
58 soc_system u0(
59
60         // Adder
61         .adder_a_export(adder_a_export),
62         .adder_b_export(adder_b_export),
63         .adder_sum_export(adder_sum_export),
64
65         //Clock&Reset
66         .clk_clk(FPGA_CLK1_50),                //
67         clk.clk
68         .reset_reset_n(hps_fpga_reset_n),      //
69         reset.reset_n
70         //HPS ddr3
71         .memory_mem_a(HPS_DDR3_ADDR),          //
72         memory.mem_a
73         .memory_mem_ba(HPS_DDR3_BA),           //
74         .mem_ba
75         .memory_mem_ck(HPS_DDR3_CK_P),         //
76         .mem_ck
77         .memory_mem_ck_n(HPS_DDR3_CK_N),       //
78         .mem_ck_n

```

```

73         .memory_mem_cke(HPS_DDR3_CKE),           //
           .mem_cke
74         .memory_mem_cs_n(HPS_DDR3_CS_N),          //
           .mem_cs_n
75         .memory_mem_ras_n(HPS_DDR3_RAS_N),        //
           .mem_ras_n
76         .memory_mem_cas_n(HPS_DDR3_CAS_N),        //
           .mem_cas_n
77         .memory_mem_we_n(HPS_DDR3_WE_N),          //
           .mem_we_n
78         .memory_mem_reset_n(HPS_DDR3_RESET_N),    //
           .mem_reset_n
79         .memory_mem_dq(HPS_DDR3_DQ),              //
           .mem_dq
80         .memory_mem_dqs(HPS_DDR3_DQS_P),          //
           .mem_dqs
81         .memory_mem_dqs_n(HPS_DDR3_DQS_N),        //
           .mem_dqs_n
82         .memory_mem_odt(HPS_DDR3_ODT),            //
           .mem_odt
83         .memory_mem_dm(HPS_DDR3_DM),              //
           .mem_dm
84         .memory_oct_rzqin(HPS_DDR3_RZQ),          //
           .oct_rzqin
85
86         .hps_0_h2f_reset_reset_n(hps_fpga_reset_n) //
hps_0_h2f_reset.reset_n
87
88     );
89
90
91     reg [25: 0] counter;
92     reg led_level;
93     always @(posedge fpga_clk_50 or negedge hps_fpga_reset_n) begin
94         if (~hps_fpga_reset_n) begin
95             counter <= 0;
96             led_level <= 0;
97         end
98
99         else if (counter == 24999999) begin
100             counter <= 0;
101             led_level <= ~led_level;
102         end
103         else
104             counter <= counter + 1'b1;
105     end
106
107     assign LED[0] = led_level;
108
109
110 endmodule

```

Code of the Top Module

System Contents		Address Map		Interconnect Requirements				
Item: soc_system		Path: hps_0						
Con...	Name	Description	Export	Clock	Base	End	Tags	Opcode...
✓	hps_0	Arria V/Cyclone V Hard Proce...						
	memory	Conduit	memory					
	h2f_reset	Reset Output	hps_0_h2f_reset					
	h2f_axi_clock	Clock Input	Double-click to export	clk_0				
	h2f_axi_master	AXI Master	Double-click to export	[h2f_axi_clock]				
	clk_0	Clock Source						
	clk_in	Clock Input	clk	exported				
	clk_in_reset	Reset Input	reset					
	clk	Clock Output	Double-click to export	clk_0				
	clk_reset	Reset Output	Double-click to export					
	✓	mm_bridge_0	Avalon-MM Pipeline Bridge					
	clk	Clock Input	Double-click to export	clk_0				
	reset	Reset Input	Double-click to export	[clk]				
	s0	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0	0x3ff		
	m0	Avalon Memory Mapped Master	Double-click to export	[clk]				

Figure 4, Platform Designer of GHRD after Trim

## Chapter 2, Work Process

### 2.1 Quartus Project

Users can combine their projects with a template in a few simple steps to run their designs on the DE10 Nano. Initially, users must add their HDL files to the template project. Subsequently, PIOs should be added in the platform designer according to their design. It is important to note that the direction of PIOs in the platform designer is opposite to the direction of the Ports in the user's design. This is because the direction of Ports is relative to the user's digital circuit, whereas the direction of PIOs is relative to the HPS.

System: soc_system		Path: clk_0				
Con...	Name	Description	Export	Clock	Base	End
✓	clk_0	Clock Source				
	clk_in	Clock Input	clk	exported		
	clk_in_reset	Reset Input	reset			
	clk	Clock Output	Double-click to	clk_0		
	clk_reset	Reset Output	Double-click to			
✓	hps_0	Arria V/Cyclone V Hard Processor System				
	memory	Conduit	memory			
	h2f_reset	Reset Output	hps_0_h2f_reset			
	h2f_axi_clock	Clock Input	Double-click to	clk_0		
	h2f_axi_master	AXI Master	Double-click to	[h2f_axi_clock]		
✓	mm_bridge_0	Avalon-MM Pipeline Bridge				
	clk	Clock Input	Double-click to	clk_0		
	reset	Reset Input	Double-click to	[clk]		
	s0	Avalon Memory Mapped Slave	Double-click to	[clk]	0x0	0x1f
	m0	Avalon Memory Mapped Master	Double-click to	[clk]		
✓	pio_out_0	Parallel IO 64 bit Output				
	clock	Clock Input	Double-click to	clk_0		
	reset	Reset Input	Double-click to	[clock]		
	s0	Avalon Memory Mapped Slave	Double-click to	[clock]	0x0000	0x0007
	pio64_out	Conduit	pio_out_0_export	[clock]		
✓	pio_out_1	Parallel IO 64 bit Output				
	clock	Clock Input	Double-click to	clk_0		
	reset	Reset Input	Double-click to	[clock]		
	s0	Avalon Memory Mapped Slave	Double-click to	[clock]	0x0008	0x000f
	pio64_out	Conduit	pio_out_1_export	[clock]		
✓	pio_in_2	Parallel IO 64 bit Input				
	clock	Clock Input	Double-click to	clk_0		
	reset	Reset Input	Double-click to	[clock]		
	s0	Avalon Memory Mapped Slave	Double-click to	[clock]	0x0010	0x0017
	pio64_in	Conduit	pio_in_2_export	[clock]		
✓	pio_in_3	Parallel IO 64 bit Input				
	clock	Clock Input	Double-click to	clk_0		
	reset	Reset Input	Double-click to	[clock]		
	s0	Avalon Memory Mapped Slave	Double-click to	[clock]	0x0018	0x001f
	pio64_in	Conduit	pio_in_3_export	[clock]		

Figure 5, Platform Designer System for FIFO

Next, generate HDL code within the Platform Designer. Subsequently, instantiate the user's HDL and connect the user-created component with the component generated by the Platform Designer in the top module. The following code illustrates this connection process.

```

1 // ...
2 assign fpga_clk_50 = FPGA_CLK1_50;
3

```

```

4  wire [63:0] pio_out_0_export;
5  wire [63:0] pio_out_1_export;
6  wire [63:0] pio_in_2_export;
7  wire [63:0] pio_in_3_export;
8  FIFOtopModule my_FIFOtopModule (
9      .clk(fpga_clk_50),
10     .rst(pio_out_0_export[63:63]),
11     .FIFORead(pio_out_0_export[62:62]),
12     .FIFOWrite(pio_out_0_export[61:61]),
13     .FIFODataIn(pio_out_1_export[63:0]),
14     .FIFOFull(pio_in_2_export[63:63]),
15     .FIFOEmpty(pio_in_2_export[62:62]),
16     .FIFODataOut(pio_in_3_export[63:0]),
17 );
18
19 soc_system u0(
20     // ...

```

## 2.2 HPS-FPGA Data Transmission

### 2.2.1 Configure the Bitstream File

The sequential step of getting the bitstream file is configuring the FPGA.

This project employs a dynamic method of managing device tree overlays, which allows users to configure FPGA dynamically during the runtime of a Linux system. A device tree overlay is a mechanism that enables the addition, modification, or deletion of nodes and properties in a device tree without altering the original device tree blob (DTB). This facilitates the configuration or expansion of hardware during runtime. The management of these dynamic device tree overlays is achieved through configfs. Configfs is an in-memory virtual file system used to configure kernel components dynamically while the system is operational, and it similarly facilitates the runtime configuration of device tree overlays. It is important to note that configurations made via configfs are not retained after a system reboot, due to its reliance on an in-memory file system.

The following code defines a device tree overlay, which constitutes a segment of a device tree that can be integrated into other device trees as an extension. In the U-Boot file `socfpga.dtsi`, there is a node named `/soc/base_fpga_region`; this node serves as the target path for the insertion of the fragment into the device tree. This device tree file specifies the location of the bitstream file, and upon loading the device tree overlay, the Linux kernel automatically loads the configuration RBF file for the FPGA, as directed by the instructions within the device tree.

```

1  /*
2   * Device Tree Source (DTS) syntax version declaration.
3   */
4  /dts-v1/;
5
6  /*
7   * Designates this as a plugin section for compatibility with certain
8   * parsers.
9   */
10 /plugin/;
11
12 /*
13  * Root node of the device tree description.

```

```

13  */
14  / {
15      /*
16       * Fragment definition with an index of 0, used to overlay properties
17       * onto a specific target in the device tree.
18       */
19      fragment@0 {
20          /*
21           * Specifies the path where this overlay should be applied within the
22           * device tree.
23           * In this case, it targets the FPGA base region under the SoC node.
24           */
25          target-path = "/soc/base_fpga_region";
26
27          /*
28           * The __overlay__ section contains properties to be added or
29           * modified at
30           * the target path.
31           */
32          __overlay__ {
33              /*
34               * Defines the number of cells used to represent addresses in
35               * this node.
36               * Here, it's set to <1>, indicating 32-bit addressing.
37               */
38              #address-cells = <1>;
39
40              /*
41               * Defines the number of cells used to represent sizes in this
42               * node.
43               * Similarly, it's set to <1>, indicating 32-bit size
44               * representation.
45               */
46              #size-cells = <1>;
47
48              /*
49               * Assigns a name to the firmware image associated with this
50               * overlay.
51               * The firmware named "fifo.rbf" will be loaded at the specified
52               * address.
53               */
54              firmware-name = "fifo.rbf";
55          };
56      };
57  };

```

Following the compilation of the device tree overlay file, a DTBO file is generated.

```
1 | dtc -O dtb -o fifo.dtbo -b 0 -@ fifo.dtso
```

A directory, `/lib/firmware`, is created to store the DTBO and RBF files.

```
1 | mkdir -p /lib/fireware
2 | cp fifo.dtbo /lib/firmware
3 | cp fifo.rbf /lib/firmware
```

Additionally, a `/config` directory is established, and the `configfs` filesystem is mounted to this directory.

```
1 | mkdir -p /config
2 | mount -t configfs configfs /config
```

Subsequently, one must navigate to the device tree overlay directory under `/config`, create a directory named `fifo`, and write the `fifo.dtbo` file to `fifo/path`.

```
1 | cd /config/device-tree/overlays
2 | mkdir fifo
3 | echo -n "fifo.dtbo" > fifo/path
```

Upon completion, the Linux kernel automatically loads the RBF file into the FPGA. This process can be verified by examining the contents of the `fifo/state` file.

```
1 | cat fifo/status
```

To update the FPGA, the `fifo` directory should be deleted and the aforementioned steps repeated.

```
1 | rm fifo
```

## 2.2.2 Access Physical Memory

`/dev/mem` provides access to the system's physical memory.

`/dev/mem` is a character device file that is an image of the main memory of the computer. It may be used, for example, to examine (and even patch) the system.

— [Linux man page](#)

A segment of Python code below illustrates the principle behind data interchange between the FPGA and HPS. This code section accomplishes data exchange by directly accessing the `/dev/mem` file to read and write memory, facilitating communication with the FPGA.

As elaborated in Section 1.1, a 960 MB memory space, commencing at address `0xC0000000`, is designated for data transfers between the HPS and FPGA. Suppose a digital circuit exists on the FPGA, with a 64-bit input and a 64-bit output, aligned with 64-bit Parallel IO. Consequently, the 16-byte memory region starting at `0xC0000000` serves as the shared memory space for data exchange with this digital circuit, as implied in line 9 of the following Python code snippet.

A variable `0xdeadbeefdeadbeef` of type `int` is instantiated and converted into a sequence of bytes in little-endian format, considering data storage on ARM architecture processors follows little-endian byte order. Assuming the offset for the first output PIO is 0, and given the PIO width of 64 bits or 8 bytes, line 16 writes this data into `mem_mapped[:8]`.

Similarly, to retrieve data as depicted in line 19, assuming an input PIO offset of 8, the characters from `mem_mapped[8:16]` are extracted and reassembled from the little-endian byte stream to obtain the data retrieved from FPGA.

```
1  # Import required libraries
2  import mmap
3  import struct
4
5  # Open the memory file at a specific address with read and write access,
6  # without buffering, for direct memory access.
7  with open('/dev/mem', 'r+b', buffering=0) as f:
8      # Map 16 bytes of memory starting at the given offset (0xC0000000)
9      mem_mapped = mmap.mmap(f.fileno(), length=16, offset=0xC0000000)
10
11     # Define a hexadecimal value to write into memory
12     value_deadbeef = 0xdeadbeefdeadbeef
13     # Pack the value into a byte string in little-endian format
14     output_data_byte_string = struct.pack('<Q', value_deadbeef)
15     # Write the byte string into the first 8 bytes of the mapped memory
16     mem_mapped[:8] = output_data_byte_string
17
18     # Read the next 8 bytes from the mapped memory into a byte string
19     input_data_byte_string = mem_mapped[8:16]
20     # Unpack the byte string from memory back into an integer in little-
21     # endian format
22     input_data = struct.unpack('<Q', input_data_byte_string)[0]
23
24     # Close the memory map to release the memory mapping
25     mem_mapped.close()
```

## Chapter 3, Program Design

This thesis provides a Python script that automatically generates a Quartus project. The script compiles the project into a programmable file, which is then used to reflash the FPGA on the DE10-Nano. Additionally, it enables communication between the FPGA and the Linux running on the DE10-Nano's HPS.

The program is a sophisticated state machine, necessitating the development of exhaustive documentation detailing its operations. Of particular note in Windows, the default file path separator is the backslash (`\`). When such paths are directly imparted to Quartus, they are misconstrued as escape characters, leading to errors. To avoid this issue within Python, the advisable practice is to employ the `pathlib` module for path manipulations, ensuring paths adhere to the POSIX format. Additionally, in legacy HDLGen projects, relative paths may be utilized, mandating the implementation of suitable mechanisms within the program to handle these cases appropriately. If you want to get the code, please go to the Appendix Part to access my Git hub repository.

Based on the process discussed in chapter 2, this Python program should have the following functions.

1. Retrieve necessary information for the HDLGen-ChatGPT project, including the user's design name, paths to the top-module and sub-module HDL files, IO ports and the testbench.
2. Connect the variety-width ports (ranging from 1 to 64 bits) to 64-bit PIOs, recording the connections details.
3. Create a project folder and subfolders. Including an IP folder containing the HDL for PIOs.
4. Generate the '\_hw.tcl' TCL script for the PIOs within the project folder.
5. Create the whole Quartus project TCL, which will include the HDL files into the Quartus project.
6. Generate a TCL script for the Platform Designer based on the connection details.
7. Create a top-level HDL file that act as a bridge between the user's design and the components generated by the Platform Designer.
8. Generate a BAT file to automate the generation and compilation of the Quartus project.
9. Create an XML file documenting the testbench and connections between ports and PIOs.

The functions above was placed in the different module.

- **HDLGenDataType.py:** this module contains several classes as the abstract of data type including port and PIO.
  - **Port:** abstract of the Port.
  - **PIO:** abstract of PIO.
  - **PortPIOAdapter:** an adapter charge for connecting port and PIO .
- **HDLGenProjectParser.py:** this module aims to parse the HDLGen project to get the necessary information. It has the following classes.
  - **PathBuilder:** a class aims manage the path which converts relative path into the absolute path and save path as a string in posix format.
  - **HDLGenProjectParser:** a class aims to parse the HDLgen project from an xml file.
  - **HDLGenEnvironmentParser:** a class aims to parse the HDLgen project environment from an xml file.
- **QuartusProjectGenerator.py:** this module ...
  - **Connection:** This class abstracts port-PIO connecitons, recording which port is connected to which PIO and identifying the start bit of the connection.
  - **Quartus:** This class records the paths of Quartus' executable file.
  - **FolderStructureBuilder:** This class will construct the folder for the quartus project. It will create quartus project and ip folder and write hdl and hw.tcl files into it.
  - **QuartusTCLScriptGenerator:** This class generates TCL for Quartus projects based on the connection information between Ports and PIOs.
  - **QsysTCLScriptGenerator:** This class generates TCL for Platform Designer based on the connection information between Ports and PIOs.
  - **TopLevelHdlGenerator:** This class generates Verilog file as a top module based on the connection information between Ports and PIOs.
  - **BatchFileGenerator:** This class generates a batch script for Windows. The script enables Quartus to execute TCL scripts, automatically generating and compiling Quartus projects.
  - **XMLDocumentation:** This class saves the XML connection information into an XML file, which is then transferred to the DE10 Nano. The program on the DE10 Nano parses this XML file to facilitate automated testing based on the testbench.
  - **QuartusProjectManager:** This class acts as the manager for the entire program, sequentially invoking functions to parse the HDLGen\_ChatGPT project, generate



connection functions, and create Quartus projects. Before executing connections, the class sorts Ports to reduce the number of PIOs generated.

#### Details of classes:

Classes in HDLGenDataType.py

Class name	Port	
		Description
Member variable	name: str	The name of this IO port.
	direction: str	An input port or an output port. The values are restricted to 'in' and 'out'.
	type: str	A single bit or a bus.
	width: int	The width of the signal.
Member method	init()	Initial the member variable by calling Getter/Setter method.
	Getter/Setter	Get/set method of the memver variables.
	__type_parser(value:str) -> bool	Get width of the port with regular expression from the type. This function will be called by Setter of type. It will return false if the parsing is fail.

Class name	PIO	
		Description
Member variable	name: str	The name of this PIO.
	direction: str	An input PIO or an output PIO. The values are restricted to 'in' and 'out'.
	address: int	The bias of address.
	available_bit: int	The highest available bit of this PIO. When a port is connected to a PIO, it will connect from higher bit to lower bit. This variable is initialed with 63.

<b>Member method</b>	init()	Initial the member variable by calling Getter/Setter method.
	Getter/Setter	Get/set method of the member variables.
	connect_port(port: Port) -> int	This function will receive an instance of Port. After the port was connected on PIO, this function will return the start bit of connect.
	has_spare_space_for(self, port_width: int) -> bool	This function is to judge whether this PIO has enough bits to connect with the port.
	_connect_to_available_bits(self, port: Port) -> int	This function will be called by connect_port(). It will modify the available_bit after the connection and return the start bit of connect.

<b>Class name</b>	<b>PortPIOAdapter</b>	
		<b>Description</b>
<b>Member variable</b>	pios: List[PIO]	This list contains PIOs which were already created. After a PIO has been created, the PIO will be appended in this list.
<b>Member method</b>	_direction_convert(mode: str) -> str	This function will receive a string 'in' or 'out', and upon receiving one of them, it will return another. Because the direction of user's design is opposite with PIO's direction.
	_find_or_create_pio_for_port(self, port: Port) -> PIO	This function will return an instance of a PIO. This function first will check out the last PIO in the list pios for whether it has enough bits to connect with the port. If it is true, it will return that PIO. If not, it will create a new instance of PIO and appends it in the List pios.
	connect_port(self, port: Port) -> Tuple[PIO, int]	This function will receive an instance of Port, It will connect it with a PIO. First it will get an instance of PIO by calling the function _find_or_create_pio_for_port(). Then it will call the member function of pio, connect_port(), to connect the port and the pio.

Class name	PathBuilder	
		Description
Member variable	path: str	A string to store the path.
Member method	init()	Initial the member variable by calling Getter/Setter method.
	Getter/Setter	Get/set method for the path. First, it will convert it to an absolute path. Then it will convert as a string in posix path format.

Class name	HDLGenProjectParser	
		Description
Member variable	path: str	A string to store the path of the user's HDLGen project which is an xml file.
Member method	init()	Initial the member variable by calling Getter/Setter method.
	Getter/Setter	Get/set method for the member variable.
	parser(self) -> Tuple[str, str, str, List[Port], str]	This function aims retrieve series necessary information from the HDLGen project. It will return a couple of values: project_name, top_hdl_path, environment_path, ports, testbench. This function will call the following member functions to get those return values.
	_design_name_parser(root: Element) -> str	The function retrieves the design name of users design.
	_top_level_hdl_parser(root: Element) -> str	The function retrieves the path of HDL file of user's design. This function will first retrieve the location of user's HDLGen project. Then retrieve the subfolder of the HDL files.
	_environment_path_parser(root: Element) -> str	Get the environment path. This function will assume that the environment path is an absolute path.
	_signals_parser(root: Element) -> List[Port]	This function will retrieve the signals, then create an instance of port, and return the instance.
	_testbench_parser(root: Element) -> str	This function will retrieve a testbench and return it as a string.

Class name	HDLGenEnvironmentParser	
		Description
Member variable	path: str	A string to store the environment path.
Member method	init()	Initial the member variable by calling Getter/Setter method.
	Getter/Setter	Get/set method for the path. First, it will convert it to an absolute path. Then it will convert as a string in posix path format.
	parser(self) -> List[str]	Get/set method for the path. First, it will convert it to an absolute path. Then it will convert as a string in posix path format.

## Reference

<https://github.com/zangman/de10-nano>

<https://www.intel.com/content/www/us/en/docs/programmable/683126/21-2/hard-processor-system-technical-reference.html>

<https://man7.org/linux/man-pages/man4/mem.4.html>

[Building embedded Linux for the Terasic DE10-Nano \(and other Cyclone V SoC FPGAs\) | bitlog.it](#)

<https://www.intel.com/content/www/us/en/docs/programmable/683525/21-3/installing-windows-subsystem-for-linux.html>

## Appendix

### Git Hub Repository

This link ([https://github.com/FeiFeiDan/de10nano\\_project\\_generator](https://github.com/FeiFeiDan/de10nano_project_generator)) is the Git hub repository of this project. You can invest this repository to get the newest code and the update of this report.