AUDIO SPECTRUM

Módulo de visualización
https://github.com/Felipe2395/Matrix_RGB
Escobar P. Andres Felipe, Guerrero C. Anderson Danilo, Martinez P. Herzon Andres
Grupo 9

INTRODUCCIÓN

Este módulo se encarga de recibir arreglos que describen amplitudes de 32 bandas de frecuencia, con el objetivo de graficarlas en una matriz led RGB, en un rango de 0 a 7 y ordenadas de menor a mayor frecuencia. Dando como resultado el espectro del audio en función de la frecuencia.

DESCRIPCIÓN

- Recibir el arreglo de datos, que describe la amplitud de cada frecuencia.
- Dividir el arreglo en 32 partes, con el fin de separar cada frecuencia.
- Codificar los 3bits en 8 bits de cada frecuencia.
- Formar una matriz de 8x32 apilando las frecuencias de todo el arreglo.
- Graficar la matriz de 8x32 en la matriz led RGB.

REQUERIMIENTOS OPERACIONALES

MATRIX LED RGB

Este panel tiene 512 LEDs RGB de media potencia, los cuales consumen un máximo de2.5A a una frecuencia de reloj de 50MHz.

Se requieren 12 pines digitales (6 bit data, 6 bit control) y una fuente de 5V DC a 3A por panel.

Esta matriz tiene una gama de 512 colores, incluyendo el blanco y el negro.

DIAGRAMA DE CAJA NEGRA






DIAGRAMA DE FLUJO



MÁQUINA DE ESTADOS



CÓDIGO DEL SUB-MÓDULO DE DECODIFICACIÓN

```
`timescale 1ns / 1ps
                                                                  linesel_en<=0;
                                                                  for (i=0; i<=31; i=i+1) begin
module Data_codec(
         input r_enable,
                                                                  a \le data_desp[0:2];
         input [0:95] m_data,
                                                                  data_desp<= data_desp<<3;
         input [0:2] linesel,
                                                                           //u_i <= u_i + 2'd3;
                                                                           //u_f <= u_f + 2'd3;
         output reg linesel_en,
                                                         //
                                                                           a \le m_data[u_i];
         output reg [0:31]red,
                                                         //
                                                                           u_i <= u_i + 2'd3;
                                                         //
         output reg [0:31]red2,
                                                                           u_f <= u_f + 2'd3;
         output send,
         output enable
                                                                           case(a)
                                                                                    0: data_c=8'd128;
  );
                                                                                    1: data_c=8'd192;
                                                                                    2: data_c=8'd224;
         integer i, u_i=0, u_f=2, a;
                                                                                    3: data c=8'd240;
         reg[0:7]matrix_R[31:0];
                                                                                    4: data_c=8'd248;
         reg[0:7]data_c;
                                                                                    5: data_c=8'd252;
         reg [0:95] data_desp;
                                                                                    6: data_c=8'd254;
                                                                                    7: data c=8'd255;
initial begin
                                                                                    default: data_c=8'd255;
data_desp<= m_data;
                                                                           endcase
         while(r_enable==1) begin
                                                                           matrix_R[i]=data_c;
```

```
end //for
                                                      end
end //while
                                                      while(linesel==4) begin
                                                              red=matrix_R[4][0:31];
linesel_en<=1;
                                                              red2=matrix_R[3][0:31];
                                                      end
while(linesel==0) begin
                                                      while(linesel==5) begin
        red=matrix_R[0][0:31];
                                                              red=matrix_R[5][0:31];
        red2 = matrix\_R[7][0:31];
                                                              red2=matrix_R[2][0:31];
end
                                                      end
while(linesel==1) begin
                                                      while(linesel==6) begin
        red=matrix_R[1][0:31];
                                                              red=matrix_R[6][0:31];
        red2=matrix_R[6][0:31];
                                                              red2=matrix_R[1][0:31];
end
                                                      end
while(linesel==2) begin
                                                      while(linesel==7) begin
        red=matrix_R[2][0:31];
                                                              red=matrix_R[7][0:31];
        red2=matrix_R[5][0:31];
                                                              red2=matrix_R[0][0:31];
end
                                                      end
while(linesel==3) begin
                                             end
        red=matrix_R[3][0:31];
        red2=matrix_R[4][0:31];
                                             endmodule
```

Código del sub-módulo linesel

```
`timescale 1ns / 1ps
module linesel_count(
         input linesel_en,
         output reg linesel
  );
integer j;
initial begin
         while(linesel_en==1)begin
                 linesel=0;
                  for(j=0;j<=7;j=j+1) begin
                          linesel=j;
                 end
                  linesel=0;
         end
end
endmodule
```

CÓDIGO DEL DRIVER DE LA MATRIZ

```
timescale 1ns / 1ps
                                                          .red2(red2),
.send(1'b1),
module DriverRGB(input sysclk,
                                                          .enable(enable)
  input [31:0] red,
         input [31:0] green,
         input [31:0] blue,
                                                                parameter st RESET = 5'b00001;
         input [31:0] red2,
                                                         parameter st_CLKOUT = 5'b00010;
         input [31:0] green2,
                                                                parameter st_NEXTBIT = 5'b00100;
         input [31:0] blue2,
                                                         parameter st REGCLK = 5'b01000;
         input [2:0] linesel,
                                                         parameter st_FINISH = 5'b10000;
         input rst,
                                                                (* FSM_ENCODING="ONE-HOT",
         input send,
                                                       SAFE IMPLEMENTATION="NO" *) reg [4:0]
         input enable,
         output reg R1, G1, B1, R2, G2, B2,
                                                       state = st_RESET;
         output reg [2:0] linesel_out,
                                                       always@(posedge sysclk)
                                                           if (rst) begin
         output reg data_clk,
                                                            state <= st_RESET;</pre>
         output reg regclk_out,
         output reg output_en,
                                                             R1 \le 0;
  output reg ready
                                                                                 G1 \le 0;
                                                                                 B1 \le 0;
  );
                                                                                 R2 \le 0:
                                                                                 G2 \le 0;
                                                                                 B2 \le 0;
        reg [4:0] bitcounter = 0;
        reg [30:0] R_temp;
                                                                                 data clk \le 0;
        reg [30:0] G_temp;
                                                                                 regclk_out <= 0;
        reg [30:0] B_temp;
                                                                                 output en <= 1; //Active
                                                       low signal - display off during reset.
        reg [30:0] R2_temp;
        reg [30:0] G2_temp;
                                                                                 ready \leq 1;
                                                                                 bitcounter \leq 0;
        reg [30:0] B2_temp;
        reg [2:0] linesel_in;
                                                                                 R_{temp} \le 0;
                                                                                 G_{temp} \le 0;
//analyze analyze instance name(
                                                                                 B temp \leq 0;
        r enable, m data, a);
                                                                                 R2 temp \leq 0;
//
//
                                                                                 G2_{temp} \le 0;
//codec codec_codec_name(
                                                                                 B2_{temp} \le 0;
                                                                                 linesel out \leq 0;
        a, data_codec);
//
                                                           end
//matrix_draw(
                                                           else
        linesel_in, red, green, blue, red2, green2,
                                                            (* FULL_CASE, PARALLEL_CASE *) case
blue2);
                                                       (state)
                                                              st_RESET: begin
//count_count_name(
                                                                                                  if
        clk, rst, linesel_in);
                                                       (!send)
/*Data_codec instance_name (
                                                                  state <= st_RESET;
                                                                                                  //No
  .r_enable(r_enable),
                                                       data for us to send yet.
  .m_data(m_data),
                                                                else
  .linesel(linesel),
                                                                  state <= st_CLKOUT;</pre>
                                                                                                  //
  .linesel_en(linesel_en),
                                                       Change state, now transmitting.
  .red(red),
```

```
linesel in <= linesel;
                                             //
                                                                   output en \leq 1'b0;
Register the line selects.
                                                                                     // Turn output back on.
                                             R_temp
                                                                  end
                                                          st_CLKOUT: begin
\leq red[31:1];
                                    // Register the 31
lsb's of the longs we're sending.
                                                                    state <= st NEXTBIT;
                                             R1 \ll
red[0];
                                             // First
                                                                                                        data_clk
bit to send is MSB.
                                                          <= 1'b1;
                                             G_temp
                                                                                                        ready <=
\leq green[31:1];
                           // Register the 31 lsb's of
                                                          0:
the longs we're sending.
                                                                   // Signal that we're not accepting input right
                                             G1 \ll
                                                          now.
                                             // First
green[0];
                                                                  end
bit to send is MSB.
                                             B_temp
                                                                                               st_NEXTBIT:
                           // Register the 31 lsb's of
<= blue[31:1];
                                                          begin
the longs we're sending.
                                                                    if (&bitcounter)
                                                                                                  // We're done
                                             B1 \ll
                                                          after this bit AND we need to send a regclk out.
blue[0];
                                             // First
                                                                      state <= st_REGCLK;</pre>
bit to send is MSB.
                                                                    else
                                             R2 temp
                                                                      state <= st CLKOUT; // We're not
\leq red2[31:1];
                           // Register the 31 lsb's of
                                                          done. Send another clock bit next cycle.
the longs we're sending.
                                             R2 <=
                                                                                                        data_clk
red2[0];
                                             // First
                                                          <= 1'b0:
bit to send is MSB.
                                                                   // Lower the data clock.
                                                                                                        if
         G2 temp \leq green2[31:1];
                                                          (!(&bitcounter)) begin
                                             //
Register the 31 lsb's of the longs we're sending.
                                                                   // Only do these next things if we're not
                                             G2 \ll
                                                          done yet.
                                             // First
                                                                                                         R1 \ll
green2[0];
bit to send is MSB.
                                                          R_{temp}[0];
                                                                   // Send the next bit.
                                             B2_temp
\leq blue2[31:1];
                           // Register the 31 lsb's of
                                                                                                         R temp
the longs we're sending.
                                                          <= \{1'b0,R_{temp}[30:1]\};
                                                                                              // Shift remaining
                                             B2 <=
                                                          bits right.
blue2[0];
                                             // First
                                                                                                         G1 \leq =
bit to send is MSB.
                                                          G_{temp}[0];
                                                                   // Send the next bit.
         bitcounter \leq 0;
                                                          G_{temp} \le \{1'b0, G_{temp}[30:1]\};
                                                                                                        // Shift
// We'll be sending the first bit.
                                                          remaining bits left.
                                             ready <=
                                                                                                         B1 <=
1'b1;
                                                          B_{temp[0]};
                                                                   // Send the next bit.
         // Still waiting for input.
                                                                                                         B_temp
         regclk_out <= 0;
                                                          <= {1'b0,B_temp[30:1]};
                                                                                              // Shift remaining
                                                          bits left.
                                             data clk
<= 0;
                                                                                                         R2 \ll
                                                          R2_{temp}[0];
                                                                   // Send the next bit.
```

```
state <= st_REGCLK;</pre>
R2_{temp} \le \{1'b0,R2_{temp}[30:1]\};
                                                                     else
         // Shift remaining bits left.
                                                                       state <= st_FINISH;
                                               G2 \ll
                                                                             // Then move on to tell the caller
G2_{temp[0]};
                                                           we're ready for a new byte.
         // Send the next bit.
G2_{temp} \leftarrow \{1'b0,G2_{temp}[30:1]\};
                                                                    regclk_out <= ~regclk_out;</pre>
         // Shift remaining bits left.
                                               B2 <=
                                                                                                         if
B2_temp[0];
                                                           (!regclk_out)
         // Send the next bit.
                                                           linesel_out <= linesel_in;</pre>
B2_{temp} \le \{1'b0, B2_{temp}[30:1]\};
         // Shift remaining bits left.
                                                                   end
bitcounter <= bitcounter + 1'b1;
                                             //
                                                                                                st_FINISH:
Increment bit count.
                                                           begin
                                                                     state <= st_RESET;</pre>
                                              end
                                              else
                                                                                      // Go back to the
                                                           beginning.
         output en \leq 1'b1;
                                    // Turn off output
                                                                                                         ready <=
while we change the latch and the linesel.
                                                           1'b1;
       end
                                                                                                         end
                                                                 endcase
                                    st_REGCLK:
begin
         if (!regclk_out)
                           // Pulse the register clock
once when we get here.
                                                           endmodule
```