Arquitetura e Organização de Computadores I

Computador como um Sistema

Prof. Pedro Frosi Rosa, PhD Professor Titular

Faculdade de Ciência da Computação Universidade Federal de Uberlândia



Computer System

- Consiste dos seguintes componentes:
 - Processador;
 - Memória;
 - I/O; e,
 - Sistema de interconexão.
- Podemos entender seu funcionamento pelas:
 - interface dos componentes; e,
 - estrutura de interconexão destes componentes.

Computer Function







Diagrama de Estado de um ciclo de instrução



Multiple Interrupts







a) sequencial

b) nested

Módulos do Computador




Bus interconnection scheme




Operações Típicas

- Memory write
- Memory read
- I/O write
- I/O read
- Transfer ack
- Bus request
- Bus grant
- Interrupt request
- Interrupt ack
- Clock
- Reset

Arquitetura tradicional



Arquitetura de alto desempenho



Elementos do Projeto de Barramento

Tipo

Tipo da Transferência Dados

Dedicado

Read Write

Multiplexado

Read-modify-write

Método de arbitragem

Read-after-write

Centralizado

Block

Distribuído

Temporização

Síncrono

Assíncrono

Largura das vias


Endereço

Dados

Synchronous Timing

| Clock | | | | |
|------------|----|--|--|---|
| Start | | | | |
| Read | | | | |
| Address | | | | |
| Data | | | | - |
| Acknowledg | ge | | | |

Asynchronous Timing



Data Transfer

Address Data (2nd cycle)

Write (multiplex) operation

Address Access Data (1st cycle) time (2nd cycle)

Read (multiplex) operation

Address Access time Data Read Data Write

Read-modify-write operation

Address Data Write Access time Data Read

Read-after-write operation

Data Transfer

Address Data Data Data

Block (multiplex) data transfer

Address

Data

Write (non multiplex) operation

Address

Data

Read (non multiplex) operation