

Lab 3: Matrix Multiplication Simulation

Chun-Jen Tsai and Lan-Da Van Department of Computer Science National Chiao Tung University Taiwan, R.O.C.

Fall, 2019



Lab 3: Matrix Multiplication Simulation

- In this lab, you will design a circuit to do 3×3 matrix multiplications on Vivado Simulator.
 - Two register arrays of 3×3 matrices will be given to you in the sample Verilog simulation testbench.
 - You must design a Verilog module to compute their multiplication, and print the result from the testbench.
 - You must use no more than 9 multipliers to implement your circuit
- The lab file submission deadline is on 10/14 by 6:00pm.





The Input Matrix Format

Lab 3

Each input matrix has 9 unsigned 8-bit elements of values between 0 ~ 127. Matrices A and B are declared in Verilog as follows:

```
reg [0:9*8-1] A = 72'h_4F_7E_57_0F_14_7B_21_4C_54;
reg [0:9*8-1] B = 72'h_17_28_3A_40_2F_33_6C_22_77;
```

- Each matrix is stored in a 72-bit register, each number in the matrix has 8 bits
- The matrix is stored in row-major format
- The output matrix has 9 unsigned 17-bit elements





The Specification of the Multiplier

- The matrix multiplier module is defined as follows:
 - You must follow this declaration to design your matrix multiplication module in order to use the sample simulation testbench.

```
module mmult(
  input clk,
                             // Clock signal.
                             // Reset signal (negative logic).
  input reset n,
                             // Activation signal for matrix
  input enable,
                             // multiplication (tells the circuit
                             // that A and B are ready for use).
  input [0:9*8-1] A mat, // A matrix.
  input [0:9*8-1] B mat,
                             // B matrix.
  output valid,
                             // Signals that the output is valid
                             // to read.
  output reg [0:9*17-1] C mat // The result of A x B.
```






Computation of $A_{3\times3} \times B_{3\times3}$

Lab 3

A 3×3 matrix multiplication is composed of 9 inner products:

$$\begin{pmatrix} a_{00} & a_{01} & a_{02} \\ a_{10} & a_{11} & a_{12} \\ a_{20} & a_{21} & a_{22} \end{pmatrix} \times \begin{pmatrix} b_{00} & b_{01} & b_{02} \\ b_{10} & b_{11} & b_{12} \\ b_{20} & b_{21} & b_{22} \end{pmatrix} = \begin{pmatrix} c_{00} & c_{01} & c_{02} \\ c_{10} & c_{11} & c_{12} \\ c_{20} & c_{21} & c_{22} \end{pmatrix}$$

- You can compute the outputs in each column of the C matrix in parallel in one clock cycle
 - At each clock cycle, you use nine multipliers
 - Three columns of the C matrix takes three cycles to compute!





The Testbench of the mmult() Module

- We provide a testbench for you to test the mmult() module
- The testbench is composed of three parts:
 - Simulation of the clock and reset signals
 - Instantiation of the mmult() module and generation of its input signals
 - Print the output matrix to the console window





Simulation of Cock and Reset Signals

Digital systems usually requires clock and reset signals

```
reg clk = 1;  // Clock signal
req reset n = 1; // Reset signal
// 100MHz clock generator
always
  #5 clk = !clk;
// Reset signal simulator
event reset trigger;
initial begin
  forever begin
    @ (reset trigger);
    @ (negedge clk);
    reset n = 0;
    @ (negedge clk);
    reset n = 1;
  end
end
```

```
// To issue a reset, you must
// trigger a reset event by the
// following code:
#10 -> reset_trigger;
```

Lab 3



Instantiation & Invocation of mmult()

```
reg [0:9*8-1] A, B; // 3x3 matrices
wire [0:9*17-1] C;
req enable;
wire valid;
// Instiantiates a 3x3 matrix multiplier
mmult uut(
  .clk(clk), .reset n(reset n), .enable(enable),
  .A mat(A), .B mat(B), .valid(valid), .C mat(C)
);
initial begin
  // Add stimulus here
  A = 72'h 4F 7E 57 0F 14 7B 21 4C 54;
  B = 72'h 17 28 3A 40 2F 33 6C 22 77;
  // Issue a reset signal
  #10 -> reset trigger;
  // Wait 100 ns for global reset to finish
  #100 enable = 1;
end
```



Print the Output Matrix

Lab 3

In the simulator, you can print the output to console:


```
always @(*) begin
  @(posedge valid);
  // Wait one clock cycle so that the output is saved in result[].
  #10 $display("\nThe result of C = A x B is:\n");
  for (idx = 0; idx < 9; idx = idx+1)
 begin
    $write(" %d ", result[idx*17 +: 17]);
   if (idx%3 == 2) $write("\n");
  end
  $write("\n");
end
always @(posedge clk) begin
 if (~reset n) result <= 0;
  else if (valid) result <= C;
  else result <= result;
end
```



The Simulation Output

Lab 3

The \$display() function sends output to "Tcl Console"





Lab 3 Demo Guide

- You can download the sample testbench file mmult_tb.v from E3, and create a Vivado project for it
- You should upload your lab3 solution to E3 before the deadline
- During the demo time on 10/14, TA will ask you to modify the testbench to show different results
 - You can download your code from E3 during demo

