

The diagram illustrates the internal architecture of a processor core. Key components include:

- PC (Program Counter):** Receives a 32-bit reset signal (*rst*) and provides a 32-bit clock signal (*clk*). It outputs a 32-bit value to the *ppe* block.
- Memory:** Receives a 32-bit instruction from the *PC* and outputs a 32-bit value to the *Decoder*.
- Decoder:** Takes a 32-bit instruction as input and outputs control signals: *instr[25:26]*, *reg_wri*, *reg_dst*, *mod_reg1*, *read_reg2*, *write_reg*, *write_data*, *sign_ext*, and *alu_ctrl*.
- Register File:** Receives control signals from the *Decoder* and provides 32-bit outputs for *read_reg1*, *read_reg2*, and *write_data*. It also receives a 32-bit reset signal (*rst*) and a 32-bit clock signal (*clk*).
- Sign Extender:** Takes a 32-bit input from the *Register File* and outputs a 32-bit sign-extended value.
- Shifter:** Takes a 32-bit input from the *Register File* and outputs a 32-bit shifted value based on the *shamt* control signal.
- ALU (Arithmetic Logic Unit):** Takes two 32-bit inputs (one from the *Register File* and one from the *Sign Extender*) and performs operations controlled by *alu_ctrl*. It outputs a 32-bit result.
- Multiplexers and Adders:** Various multiplexers select between different sources for the *alu_src* and *alu_dst* inputs. An adder calculates the next *PC* value by adding the current *PC* value to the *alu_result*.
- Control Signals:** Numerous control signals are shown, including *br(branch)*, *alu_src*, *alu_dst*, *sign_ex*, *shamt*, *alu_op*, *zero*, and *alu_ctrl*.

Adder1:

Mux_Write_Reg:

Decoder:

AC(ALU_Ctrl):

SE(Sign_Extend):

Mux ALUsrc:

ALU:

32bits ALU，原則上沿用 lab1 的架構，運算結果由 alu_ctrl 控制，

alu_ctrl[3]=>A_invert , alu_ctrl[2]=>B_invert , alu_ctrl[1:0]=00 為 and 、 01 為 or 、 10 為 add 、 11 為 slt 。另外利用 alu_op 判斷 sltiu 的情形，當遇到 sltiu 運算，取第 32 個 bit 的 cout 跟 1 再做一次 add 運算才是真正的 less_set 結果。

shifter32:

以 shift_ctrl(alu_ctrl)決定 shift 的型態，shift_ctrl=1000 為 lui ， 1001 為 sra 、 1010 為 srav

Shifter_1_2:

執行 (n << 2)

Adder2:

執行 pc += (4+ (n << 2))

equal_confirm:

比較 bne 、 beq 的 opcode ，在 opcode[0](instruction[26])會有差異，所以用 opcode[0]作為 select ，用 zero_result 作為 alu_src1 與 alu_src2 是否相同的依據。

and_gate to pointer:

以 branch 控制要不要輸出 equal_confirm 的結果

Mux_PC_Source:

當 pointer 結果輸入會辨別要不要以 adder2 的結果回傳給 PC


result_confirm:

用 alu_ctrl[3]控制，1 為回傳 shifter_result 到 write_data 、 0 為回傳


alu_result 到 write_data

● Waveform:

addi



Addu



and

Time						
pc_out_o[31:0]	XXXXXXXX	00000000	00000004	00000008	0000000C	
RDaddr_i[4:0]	xx	00	06	01	00	
RDdata_i[31:0]	XXXXXXXX	00000006	00000002	00000000	00000006	
RSaddr_i[4:0]	xx	0B	00	08	00	
RSdata_o[31:0]	XXXXXXXX	FFFFFFFE	00000006	00000008	00000006	
RTaddr_i[4:0]	xx	07	02	07	00	
RTdata_o[31:0]	XXXXXXXX	00000007	00000002	00000007	00000006	

Beq

Time		10 sec	20 sec	30 sec	40 sec	
pc_out_o[31:0]	XXXXXXXX	00000000	00000008	0000000C	00000010	
RDaddr_i[4:0]	xx	00	07	00		
RDdata_i[31:0]	XXXXXXXX	00000000	00000001	00000000		
RSaddr_i[4:0]	xx	00	02	00		
RSdata_o[31:0]	XXXXXXXX	00000000	00000002	00000000		
RTaddr_i[4:0]	xx	00	07	00		
RTdata_o[31:0]	XXXXXXXX	00000000	00000007	00000000		

Bne

Time		10 sec	20 sec	30 sec	40 sec	
pc_out_o[31:0]	XXXXXXXX	00000000	00000008	0000000C	00000010	
RDaddr_i[4:0]	xx	00	07	00		
RDdata_i[31:0]	XXXXXXXX	00000001		00000000		
RSaddr_i[4:0]	xx	01	02	00		
RSdata_o[31:0]	XXXXXXXX	00000001	00000002	00000000		
RTaddr_i[4:0]	xx	00	07	00		
RTdata_o[31:0]	XXXXXXXX	00000000	00000007	00000000		

Lui

Time		10 sec	20 sec	30 sec	40 sec	
pc_out_o[31:0]	XXXXXXXX	00000000	00000004	00000008	0000000C	
RDaddr_i[4:0]	xx	00	04	08	00	
RDdata_i[31:0]	XXXXXXXX	DEAD0000	BEEF0000	2EDA0000	00000000	
RSaddr_i[4:0]	xx	00				
RSdata_o[31:0]	XXXXXXXX	00000000	DEAD0000			
RTaddr_i[4:0]	xx	00	04	08	00	
RTdata_o[31:0]	XXXXXXXX	00000000	DEAD0000	00000004	00000008	DEAD0000


or

Time		10 sec	20 sec	30 sec	40 sec	
pc_out_o[31:0]	XXXXXXXX	00000000	00000004	00000008	0000000C	
RDaddr_i[4:0]	xx	00	06	01	00	
RDdata_i[31:0]	XXXXXXXX	FFFFFFFF		0000000A	FFFFFFFF	
RSaddr_i[4:0]	xx	0B	00	08	00	
RSdata_o[31:0]	XXXXXXXX	FFFFFFFE	FFFFFFFF	00000008	FFFFFFFF	
RTaddr_i[4:0]	xx	07	02		00	
RTdata_o[31:0]	XXXXXXXX	00000007	00000002		FFFFFFFF	


Ori

Time		10 sec	20 sec	30 sec	40 sec	
pc_out_o[31:0]	XXXXXXXX	00000000	00000004	00000008	0000000C	
RDaddr_i[4:0]	xx	00	04	08	00	
RDdata_i[31:0]	XXXXXXXX	0000DEAD	FFFFFFFF	00002EDE	0000DEAD	
RSaddr_i[4:0]	xx	00	0B	06	00	
RSdata_o[31:0]	XXXXXXXX	00000000	0000DEAD	FFFFFFFF	00000006	0000DEAD
RTaddr_i[4:0]	xx	00	04	08	00	
RTdata_o[31:0]	XXXXXXXX	00000000	0000DEAD	00000004	00000008	0000DEAD


Slt




Sltiu




Sra



Srav



Subu



- Questions:
 1. What is the difference between "input [15:0] input_0" and "input [0:15] input_0" inside the module?
若是前者 input_0[0] 會是最右邊的位數，而後者 input_0[0]會最左邊的位數
 2. What is the meaning of "always" block in Verilog?
當指定參數條件符合或是設定任何在always block的參數改變，即執行一次always block裡的程序

3. What are the advantages and disadvantages of port connection by order and port connection by name in Verilog?

Port connection by order:

Advantage: 較簡潔，當module的參數與外部參數命名一樣時，可直接套用

Disadvantage: 容易混淆，debug時可能會造成不便

Port connection by name:

Advantage: 架構清楚，且不用對應原先module設定的順序，在trace和debug上較有優勢。

Disadvantage: 若module參數名稱與原先建立的不相符(錯字)，執行程序就會出錯。

- Contribution:

Most of architecture、debug

- Anything to share:

這次lab我發現自己有個壞毛病，在實行alu_ctrl之類的功能時，我會習慣直接輸入數字代碼，而非利用localparam之類的狀態機參數定義，導致後面在debug的時候，trace不易，要看數字去對應到功能花了不少時間。