
## 1. Architecture diagram



# 2. Implementation

延續 lab2 的 cpu 架構,新增了一些 module 或修改:

### Mux\_Write\_Reg:

因為要實現 jal 的功能,必須叫出 r31(\$ra),所以將原本的 Mux\_2to1 改成 Mux\_3to1,當 select==2 則以 5'b11111 作為 write\_reg 的 address。 Decoder:

增加 Mem\_Read、Mem\_Write、MemToReg、jump、call\_reg\_ra 等 wire ALU\_Ctrl:

輸出的 aluctrl 從原本的 4bits 變 6bits,方便控制 multipler、ALU、shifter、alu\_confirm、Mux\_PC\_Source\_Pre(jr)
Multipler:

```
Shifter:
    增加 sll 的功能
blez_vs_bgtz:
    決定要輸出 blez 或 bgtz 的結果
branch_type:
    blez、bgtz 與 lab2 的 beq、bne 作區別,決定輸出哪種類型的結果。
Shifter_jump_addr:
    将{2'b00,instructions[25:0]}向左位移兩位
Mux_PC_Source_pre:
    確認是否執行 jr,輸出取代 lab2 的 Mux_PC_Source 的 pc_temp1
Mux_Jump_confirm:
    確認是否執行 j、jal
alu_confirm:
    決定輸出 wr_data_pre 的型態是 alu_result、mult_result、shift_result
```

### 3. Question

result confirm

mem\_result \ pc\_temp1

Please list the machine code of each branch/jump (j, bne, beg and bgtz) instructions in

改為 Mux\_3to1,決定寫入 register 的 data 為 wr\_data\_pre、

```
"_CO_Lab3_test_data_bubble_sort.txt" on the report.
//
    j Jump
                    //16
00001000000000000000000000011001
        bgtz $at, no swap //56
00011100001000000000000000000011
//
        bgtz $at, next turn //84
//
                       //88
            inner
000010000000000000000000000001011
//next turn: bne $t1, $0, outer//92
000101000000100111111111111110000
//
        j
            End
                    //96
00001000000000000000000000011101
        beg $t1, $t2, Loop
00010001010010011111111111111111
```

```
// j bubble //112
0000100000000000000000000000101
```

What is the main purpose of "jal" and "jr" instructions?
 Please write down a simple program which explains the scenario.

從上述示範可知,jal與jr會配合用在需要重複呼叫執行函式的地方

Assume there is an instruction "beqi \$rt, imm, offset" (branch if equal to immediate). Although it is not supported by our CPU, it can be achieved by the combination of two instructions "ori \$ra, \$zero, imm" and "beq \$rt, \$ra, offset". Can the instruction "bge \$rs, \$rt, offset" (branch if greater than or equal, branch if \$rs >= \$rt) be replaced with instructions implemented in lab2/3? (Hint: slt)

```
"slt $rd, $rs, $rt"
"beq $rd, $zero, offset"
```

1(0x00000100)的地方

 Following the previous question, can we reduce some of the instructions in lab2/3 without reducing the capability of CPU? If possible, what is the minimum instruction set, and what are the advantages and disadvantages of this reduction?

```
bgtz $rs, imm:
    "addi $r1, $zero, 1"
    "slt $r2, $rs, $r1"
    "beq $r2, $zero, imm"
lui $r1, imm:
    "addi $r2, $zero, imm"
    "sll $r1, $r2, 16"
ori $r1, $r2, imm:
    "addi $r3, $zero, imm"
    "or $r1, $r2, $r3"
sltiu $r1, $r2, imm:
    "addi $r3, $zero, imm"
    "slt $r1, $r2, $r3"
mul:
    用and addu sra實現
因此minimum instruction set為
R-type:
    addu, subu, and, or, slt, sra, jr
I-type:
    addi, beq, bne, lw, sw
J-typr:
    j, jal
Advantages:
    需要的machine code少,電路上的體積跟邏輯閘數也會變少
Disadvantage:
```

要實現一項運算的敘述會變得複雜,且須要消耗較多的時間

## 4. Contribution

Most of cpu's architecture, bug fixing

#### 5. Discussion

有了上次lab的經驗,這次實作起來順手很多,不過確實如我自己上次所說的,decoder沒有用變數命名或註解,導致自己在tracing code上遇到不少問題,就在這次一並把這問題給改善了,另外需要下比較多功夫的大概就是問題的最後一題,在構思上需要花點時間。