



Table of Contents

The CPU Logic

RISC-V Instructions

Implementation Best Practice




The CPU Layout

December 11, 2024 ACPU: Ex01 | ALEXANDER LEHNERT



The CPU Layout





Instruction Types

XLEN-1			0
x		zero	
x			
x:			
x			
x			
x	5		
x			
x,	7		
x			
x			
x1			
x1			
x1:	2		
x1			
x1	4		
x1			
x1	9		
x2			
x2			
x2:	2		
x2:			
x2-			
x2	5		
x2			
x2'	7		
x2			
x2:	9		
x3			
x3			
XL	EN		

31 30 25	24 21 20	19 1	5 14 12	2 11 8 7	6 0	
funct7	rs2	rs1	funct3	rd	opcode	R-type
	1.0		1.6.10			
imm[1	1:0]	rs1	funct3	rd	opcode	1-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-tyme
mm[11.0]	152	151	Tuncto	111111[4.0]	opcode	5-type
$imm[12] \mid imm[10:5]$	rs2	rs1	funct3	imm[4:1] imm[11	opcode	B-type
	imm[31:12]			rd	opcode	U-type
imm[20] $imm[1]$	0:1] imm[11]	imm[19:12]	rd	opcode	J-type



RISC-V Instructions 1

imm[31:12]				rd	0110111	LUI	
	imm[31:12]				rd	0010111	AUIPC
	imm[20 10:1 11 19:12]				rd	1101111	JAL
imm[11:0]			rs1	000	rd	1100111	JALR
	imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
	imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
	imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
	imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
	imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
	imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
	imm[11:0)]	rs1	000	rd	0000011	LB
	imm[11:0)]	rs1	001	rd	0000011	LH
	imm[11:0)]	rs1	010	$_{ m rd}$	0000011	LW
	imm[11:0	0]	rs1	100	$_{ m rd}$	0000011	LBU
	imm[11:0	0]	rs1	101	rd	0000011	LHU
	imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	$^{\mathrm{SB}}$
	imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
	imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
	imm[11:0	0]	rs1	000	rd	0010011	ADDI



RISC-V Instructions 1

	imm[11:	0]	rs1	010	$^{\mathrm{rd}}$	0010011	SLTI
imm[11:0] imm[11:0] imm[11:0] imm[11:0]		rs1	011	$^{\mathrm{rd}}$	0010011	SLTIU	
		rs1	100	$^{\mathrm{rd}}$	0010011	XORI	
		rs1	110	$_{ m rd}$	0010011	ORI	
		rs1	111	rd	0010011	ANDI	
	0000000	shamt	rs1	001	$^{\mathrm{rd}}$	0010011	SLLI
	0000000	shamt	rs1	101	$^{\mathrm{rd}}$	0010011	SRLI
	0100000	shamt	rs1	101	$_{ m rd}$	0010011	SRAI
	0000000	rs2	rs1	000	$^{\mathrm{rd}}$	0110011	ADD
	0100000	rs2	rs1	000	$^{\mathrm{rd}}$	0110011	SUB
	0000000	rs2	rs1	001	$^{\mathrm{rd}}$	0110011	SLL
	0000000	rs2	rs1	010	$^{\mathrm{rd}}$	0110011	SLT
	0000000	rs2	rs1	011	$^{\mathrm{rd}}$	0110011	SLTU
	0000000	rs2	rs1	100	$^{\mathrm{rd}}$	0110011	XOR
	0000000	rs2	rs1	101	$^{\mathrm{rd}}$	0110011	SRL
	0100000	rs2	rs1	101	$^{\mathrm{rd}}$	0110011	SRA
	0000000	rs2	rs1	110	$^{\mathrm{rd}}$	0110011	OR
	0000000	rs2	rs1	111	$^{\mathrm{rd}}$	0110011	AND



Steps to a good implementation

- 1. Include all the (5) entitites for PC, IM, RF, ALU and DM. Take care of a consisten signal naming scheme!
- 2. Create the trivial connections between the blocks
- Implement the additional control logic for ALU control, general control and extension of immediates
- 4. Implement the final missing MUXes
- 5. Finish up your implementation with the final wiring