





#### Table of Contents


Theoretical Discussion

VHDL Recap: What is important

Task Overview




# Schematic: The Program Counter





## **Numerical Operations**





## **Numerical Operations**

unsigned


std\_logic\_vector

integer

signed



## **Numerical Operations**





### Flip Flop: VHDL Description

```
Flip Flop
process (
begin
    i f
                                   then
    elsif
                                   then
    end if;
end process;
process (clk, rst)
begin
    if rst = '1' then
        -- reset ff signal to default
    elsif rising edge(clk) then
```



### Task Overview

- 1. Adder
- 2. Register
- 3. Program Counter
- 4. (Optimization)