NIOS-II Instruction Set Simulator JNISS

Java Archive (JAR)


- The instruction set simulator is written in JAVA
- App name : jniss.jar
- To run it from the GUI, need Java Runtime Environment (JRE)
- To run it from the command line, need Java Development Kit (JSK)

jniss.jar



- 3 windows
 - Console
 - Program Memory
 - Registers and Data Memory

Load Program



Program and data must reside in the same file folder as jniss


fact.s

```
addi
           r4, r0, 10
                         # 10!
     call
           fact
     stop
           r27, r27, -32 # allocate stack frame
fact: addi
           r31, 20(r27)
     stw
           r28, 16(r27)
     stw
     addi
           r28, r27, 32
           r4, 0(r28) # r4 <- n
     stw
     blt
           r0, r4, L2 # if arg > 0, goto L2
     addi
           r2, r0, 1 # fact(0) = 1
     jmpi
           L1
                         # done
L2:
     addi
          r4, r4, -1 # n--
     call
           fact
                       # fact(n-1)
     ldw
           r3, 0(r28) # r3 <- n
                         \# fact(n) = n * fact(n-1)
     mul
           r2, r2, r3
L1:
     law
           r31, 20(r27) # restore return address
           r28, 16(r27) # restore frame pointer
     ldw
     addi
           r27, r27, 32
                         # pop stack
                         # jmp ra
     ret
```

Console

```
NIOS-II Instruction Set Simulator (V0.41 - Updated April 22, 2013)
                View Reset Memory
File Execute
Copyright (c) Kenneth Yun, Institut Supérieur d'Electronique de Paris. All rights reserved.
> Load Program fact.s
        ADDI
                 R4, R0, 10
        CALL
                 FACT
        STOP
FACT:
        ADDI
                 R27, R27, -32
        STW
                 R31, 20, R27
        STW
                 R28, 16, R27
        ADDI
                 R28, R27, 32
        STW
                 R4, 0, R28
         BLT
                 R0, R4, L2
        ADDI
                 R2, R0, 1
         JMPI
                 L1
         ADDI
L2:
                 R4, R4, -1
        CALL
                 FACT
        LDW
                 R3, 0, R28
        MUL
                 R2, R2, R3
L1:
        LDW
                 R31, 20, R27
                 R28, 16, R27
        LDW
        ADDI
                 R27, R27, 32
        RET
> Display Program Memory
F [000]
                                                                   [offset]
                                                                                       [target]
                                                                                                             -1
F [001]
                                                                                                      FACT
                       08
                              CALL
                                     [rA]
                                               [rB]
                                                     0
                                                                  [offset]
                                                                                       [target]
                                                        [rC]
F [002]
                        0 1
                              STOP
                                     [rA]
                                                                  [offset]
                                                                                       [target]
                                                                                                             -1
                                               [rB]
                                                     0
                                                        [rC]
F [003]
              FACT 4
                        0 4
                              ADDI
                                     [rA] 27
                                               [rB] 27
                                                        [rC]
                                                                  [offset] ffffffe0
                                                                                       [target]
                                                                                                             -1
F [004]
                        0 5
                               STW
                                     [rA] 27
                                               [rB] 31
                                                        [rC]
                                                                  [offset]
                                                                                       [target]
                                     [rA] 27
F [005]
                   21
                        0 5
                               STW
                                               [rB] 28
                                                                  [offset]
                                                                                                             -1
                                                        [rC]
                                                                                       [target]
                                     [rA] 27
F [006]
                        0 4
                              ADDI
                                               [rB] 28
                                                        [rC]
                                                               0
                                                                  [offset]
                                                                                       [target]
                                                                                                             -1
F [007]
                   21
                        0 5
                               STW
                                     [rA] 28
                                               [rB]
                                                     4
                                                        [rC]
                                                                  [offset]
                                                                                       [target]
                                                                                                             -1
                   22
                        0 6
                                                                   [offset]
                                                                                                        L2 11
F [008]
                               BLT
                                     [rA]
                                               [rB]
                                                        [rC]
                                                                                       [target]
F [009]
                        0 4
                              ADDI
                                                                                                             -1
                                     [rA]
                                               [rB]
                                                     2
                                                        [rC]
                                                                   [offset]
                                                                                       [target]
                    1
                               JMPI
                                                                                                            15
F [010]
                        0 8
                                     [rA]
                                               [rB]
                                                     0
                                                        [rC]
                                                               0
                                                                  [offset]
                                                                                       [target]
                                                                                                        L1
F [011]
                L2 4
                        0 4
                              ADDI
                                     [rA]
                                               [rB]
                                                     4
                                                        [rC]
                                                                  [offset] ffffffff
                                                                                       [target]
                                                                                                             -1
F [012]
                        0 8
                              CALL
                                     [rA]
                                               [rB]
                                                     9
                                                        [rC]
                                                               0
                                                                   [offset]
                                                                                       [target]
                                                                                                      FACT
                   23
                        0 5
                                                                   [offset]
F [013]
                               LDW
                                     [rA] 28
                                                                                                             -1
                                               [rB]
                                                        [rC]
                                                                                       [target]
                   58 39 3
F [014]
                               MUL
                                     [rA]
                                               [rB]
                                                     3
                                                        [rC]
                                                                  [offset]
                                                                                       [target]
                                                                                                             -1
F [015]
                L1 23
                       0 5
                               LDW
                                     [rA] 27
                                               [rB] 31
                                                        [rC]
                                                                  [offset]
                                                                                       [target]
                                                                                                             -1
                   23 0 5
                                                                                                             -1
F [016]
                                LDW
                                     [rA] 27
                                               [rB] 28
                                                        [rC]
                                                                   [offset]
                                                                                   10
                                                                                       [target]
```

Step/Run



Program Memory


| | ● ○ ● NIOS-II Program Memory | | | | | | | | | | |
|--|------------------------------|------|-------|--------|----|----|----|--------|--------|--|--|
| | BP | Line | Label | Opcode | rA | rB | rC | Offset | Target | | |
| | | 0 | | ADDI | | 0 | 4 | 0 | 10 | | |
| | | 1 | | CALL | | 0 | 0 | 0 | 0 FACT | | |
| | | 2 | | STOP | | 0 | 0 | 0 | 0 | | |
| | | 3 | FACT | ADDI | | 27 | 27 | 0 | -32 | | |
| | | 4 | | STW | | 27 | 31 | 0 | 20 | | |
| | | 5 | | STW | | 27 | 28 | 0 | 16 | | |
| | | 6 | | ADDI | | 27 | 28 | 0 | 32 | | |
| | | 7 | | STW | | 28 | 4 | 0 | 0 | | |
| | | 8 | | BLT | | 0 | 4 | 0 | 0 L2 | | |
| | | 9 | | ADDI | | 0 | 2 | 0 | 1 | | |
| | | 10 | | JMPI | | 0 | 0 | 0 | 0 L1 | | |
| | | 11 | L2 | ADDI | | 4 | 4 | 0 | -1 | | |
| | | 12 | | CALL | | 0 | 0 | 0 | 0 FACT | | |
| | | 13 | | LDW | | 28 | 3 | 0 | 0 | | |
| | | 14 | | MUL | | 2 | 3 | 2 | 0 | | |
| | | 15 | L1 | LDW | | 27 | 31 | 0 | 20 | | |
| | | 16 | | LDW | | 27 | 28 | 0 | 16 | | |
| | | 17 | | ADDI | | 27 | 27 | 0 | 32 | | |
| | | 18 | | RET | | 0 | 0 | 0 | 0 | | |

Set Breakpoint and Run

- > Set Breakpoint @ Line 12
- > Run

| NIOS-II Program Memory | | | | | | | | | |
|------------------------|------|-------|--------|----|----|----|---|--------|--------|
| Р | Line | Label | Opcode | rA | rB | rC | | Offset | Target |
| | (|) | ADDI | | 0 | 4 | 0 | 10 | |
| | 1 | L | CALL | | 0 | 0 | 0 | 0 | FACT |
| | 2 | 2 | STOP | | 0 | 0 | 0 | 0 | |
| | 3 | FACT | ADDI | | 27 | 27 | 0 | -32 | |
| | 4 | 1 | STW | | 27 | 31 | 0 | 20 | |
| | 5 | 5 | STW | | 27 | 28 | 0 | 16 | |
| | (| j | ADDI | | 27 | 28 | 0 | 32 | |
| | 7 | 7 | STW | | 28 | 4 | 0 | 0 | |
| | 8 | 3 | BLT | | 0 | 4 | 0 | 0 | L2 |
| | 9 |) | ADDI | | 0 | 2 | 0 | 1 | |
| | 10 |) | JMPI | | 0 | 0 | 0 | 0 | L1 |
| | 11 | L2 | ADDI | | 4 | 4 | 0 | -1 | |
| \checkmark | 17 | ? | CALL | | 0 | 0 | 0 | 0 | FACT |
| | 13 | 3 | LDW | | 28 | 3 | 0 | 0 | |
| | 14 | 1 | MUL | | 2 | 3 | 2 | 0 | |
| | 15 | L1 | LDW | | 27 | 31 | 0 | 20 | |
| | 16 | j | LDW | | 27 | 28 | 0 | 16 | |
| | 17 | 7 | ADDI | | 27 | 27 | 0 | 32 | |
| | 18 | 3 | RET | | 0 | 0 | 0 | 0 | |

Clear Breakpoint and Run



Registers and Data Memory

| ● ○ ■ NIOS-II Data Memory and Register File | | | | | | | | | |
|---|----------|----------|----------|----------|----------|----------|----------|----------|--|
| Address | +0 | +1 | +2 | +3 | +4 | +5 | +6 | +7 | |
| Registers | | | | | | | | | |
| R[00] | 00000000 | 00000000 | 00375f00 | 0000000a | 00000000 | 00000000 | 00000000 | 00000000 | |
| R[08] | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | |
| R[16] | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | |
| R[24] | 00000000 | 00000000 | 0001b000 | 0001fffc | 0001fffc | 00000000 | 00000000 | 00000002 | |
| PC | 00000002 | | GP | SP | FP | | | RA | |
| Data | | | | | | | | | |
| D[0000] | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | |
| D[0020] | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | |
| D[0040] | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | |
| D[0060] | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | |
| D[0080] | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | |
| D[00a0] | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | |
| D[00c0] | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | |
| D[00e0] | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | |
| D[0100] | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | |
| D[0120] | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | |
| D[0140] | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | |
| D[0160] | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | |
| D[0180] | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | |
| D[01a0] | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | |
| D[01c0] | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | |
| D[01e0] | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | 00000000 | |
| Stack | | | | | | | | | |
| D[1ffe0] | 00000000 | 00000000 | 00000000 | 0001fffc | 00000002 | 00000000 | 00000000 | 0000000a | |
| D[1ffc0] | 00000000 | 00000000 | 00000000 | 0001fffc | 0000000d | 00000000 | 00000000 | 00000009 | |
| D[1ffa0] | 00000000 | 00000000 | 00000000 | 0001ffdc | 0000000d | 00000000 | 00000000 | 00000008 | |
| D[1ff80] | 00000000 | 00000000 | 00000000 | 0001ffbc | 0000000d | 00000000 | 00000000 | 00000007 | |
| D[1ff60] | 00000000 | 00000000 | 00000000 | 0001ff9c | 0000000d | 00000000 | 00000000 | 00000006 | |
| D[1ff40] | 00000000 | 00000000 | 00000000 | 0001ff7c | 0000000d | 00000000 | 00000000 | 00000005 | |
| D[1ff20] | 00000000 | 00000000 | 00000000 | 0001ff5c | 0000000d | 00000000 | 00000000 | 00000004 | |