RV32I Base Integer Instruction Set

			Base Integer	Instructi			_
		imm[31:12]			rd	0110111	LUI rd, imm
		imm[31:12]			rd	0010111	AUIPC rd, imm
		nm[20 10:1 11 19	9:12]		rd	1101111	JAL rd, ipc
	m[11:0		rs1	000	rd	1100111	JALR rd, rs1, imm
imm[12 10:5]		rs2	rs1	000	imm[4:1 11]	1100011	BEQ rs1, rs2, ipc
imm[12 10:5]		rs2	rs1	001	imm[4:1 11]	1100011	BNE rs1, rs2, ipc
imm[12 10:5]		rs2	rs1	100	imm[4:1 11]	1100011	BLT rs1, rs2, ipc
imm[12 10:5]		rs2	rs1	101	imm[4:1 11]	1100011	BGE rs1, rs2, ipc
imm[12 10:5]		rs2	rs1	110	imm[4:1 11]	1100011	BLTU rs1, rs2, ipc
imm[12 10:5]		rs2	rs1	111	imm[4:1 11]	1100011	BGEU rs1, rs2, ipc
imi	m[11:0]	rs1	000	rd	0000011	LB rd, imm(rs1)
imi	m[11:0]	rs1	001	rd	0000011	LH rd, imm(rs1)
	m[11:0		rs1	010	rd	0000011	LW rd, imm(rs1)
imi	m[11:0]	rs1	100	rd	0000011	LBU rd, imm(rs1)
imi	m[11:0]	rs1	101	rd	0000011	LHU rd, imm(rs1)
imm[11:5]		rs2	rs1	000	imm[4:0]	0100011	SB rs2, imm(rs1)
imm[11:5]		rs2	rs1	001	imm[4:0]	0100011	SH rs2, imm(rs1)
imm[11:5]		rs2	rs1	010	imm[4:0]	0100011	SW rs2, imm(rs1)
imm[11:0]]	rs1	000	rd	0010011	ADDI rd, rs1, imm
imı	imm[11:0]		rs1	010	rd	0010011	SLTI rd, rs1, imm
imı	m[11:0]	rs1	011	rd	0010011	SLTIU rd, rs1, imm
	m[11:0		rs1	100	rd	0010011	XORI rd, rs1, imm
imi	m[11:0]	rs1	110	rd	0010011	ORI rd, rs1, imm
imı	m[11:0]	rs1	111	rd	0010011	ANDI rd, rs1, imm
0000000		shamt	rs1	001	rd	0010011	SLLI rd, rs1, imm
0000000		shamt	rs1	101	rd	0010011	SRLI rd, rs1, imm
0100000		shamt	rs1	101	rd	0010011	SRAI rd, rs1, imm
0000000		rs2	rs1	000	rd	0110011	ADD rd, rs1, rs2
0100000		rs2	rs1	000	rd	0110011	SUB rd, rs1, rs2
0000000		rs2	rs1	001	rd	0110011	SLL rd, rs1, rs2
0000000		rs2	rs1	010	rd	0110011	SLT rd, rs1, rs2
0000000		rs2	rs1	011	rd	0110011	SLTU rd, rs1, rs2
0000000		rs2	rs1	100	rd	0110011	XOR rd, rs1, rs2
0000000		rs2	rs1	101	rd	0110011	SRL rd, rs1, rs2
0100000		rs2	rs1	101	rd	0110011	SRA rd, rs1, rs2
0000000 rs2		rs1	110	rd	0110011	OR rd, rs1, rs2	
0000000		rs2	rs1	111	rd	0110011	AND rd, rs1, rs2
0000	pred	succ	00000	000	00000	0001111	FENCE
		000000000000		001	00000	0001111	FENCE.I
			1	1	1	_	

RV64I Base Integer Instruction Set (in addition to RV32I)

10 of Base integer instruction set (in addition to 10 of)										
imm	11:0]	rs1	110	rd	0000011	LWU rd, imm(rs1)				
imm	imm[11:0]			rd	0000011	LD rd, imm(rs1)				
imm[11:5]	rs2	rs1	011	imm[4:0]	0100011	SD rs2, imm(rs1)				
000000	shamt	rs1	001	rd	0010011	SLLI rd, rs1, imm				
000000	shamt	rs1	101	rd	0010011	SRLI rd, rs1, imm				
010000	shamt	rs1	101	rd	0010011	SRAI rd, rs1, imm				
imm	imm[11:0]			rd	0011011	ADDIW rd, rs1, imi				
0000000	shamt	rs1	001	rd	0011011	SLLIW rd, rs1, imm				
0000000	shamt	rs1	101	rd	0011011	SRLIW rd, rs1, imm				
0100000	shamt	rs1	101	rd	0011011	SRAIW rd, rs1, imn				
0000000	rs2	rs1	000	rd	0111011	ADDW rd, rs1, rs2				
0100000	rs2	rs1	000	rd	0111011	SUBW rd, rs1, rs2				
0000000	rs2	rs1	001	rd	0111011	SLLW rd, rs1, rs2				
0000000	rs2	rs1	101	rd	0111011	SRLW rd, rs1, rs2				
0100000	rs2	rs1	101	rd	0111011	SRAW rd, rs1, rs2				
	•		•	•		-				

nm(rs1)mm(rs1)rs1, imm rs1, imm rs1, imm rd, rs1, imm d, rs1, imm d, rs1, imm rd, rs1, imm d, rs1, rs2 d, rs1, rs2 l, rs1, rs2 l, rs1, rs2 d, rs1, rs2

RV32M Standard Extension for Integer Multiply and Divide

0000001	rs2	rs1	000	rd	0110011
0000001	rs2	rs1	001	rd	0110011
0000001	rs2	rs1	010	rd	0110011
0000001	rs2	rs1	011	rd	0110011
0000001	rs2	rs1	100	rd	0110011

MUL rd, rs1, rs2 $\mathrm{MULH}\ \mathrm{rd},\,\mathrm{rs}1,\,\mathrm{rs}2$ MULHSU rd, rs1, rs2 MULHU rd, rs1, rs2 DIV rd, rs1, rs2

0000001	rs2	rs1	101	rd	0110011	DIVU rd, rs1, rs2
0000001	rs2	rs1	110	rd	0110011	REM rd, rs1, rs2
0000001	rs2	rs1	111	$^{\mathrm{rd}}$	0110011	REMU rd, rs1, rs2

RV64M Standard Extension for Integer Multiply and Divide (in addition to RV32M)

0000001	rs2	rs1	000	$^{\mathrm{rd}}$	0111011	MULW
0000001	rs2	rs1	100	$^{\mathrm{rd}}$	0111011	DIVW
0000001	rs2	rs1	101	$^{\mathrm{rd}}$	0111011	DIVU
0000001	rs2	rs1	110	$^{\mathrm{rd}}$	0111011	REMV
0000001	rs2	rs1	111	$^{\mathrm{rd}}$	0111011	REMU

MULW rd, rs1, rs2 DIVW rd, rs1, rs2 DIVUW rd, rs1, rs2 REMW rd, rs1, rs2 REMUW rd, rs1, rs2

RV32A Standard Extension for Atomic Instructions

00010	aqrl	00000	rs1	010	rd	0101111
00011	aqrl	rs2	rs1	010	rd	0101111
00001	aqrl	rs2	rs1	010	rd	0101111
00000	aqrl	rs2	rs1	010	rd	0101111
00100	aqrl	rs2	rs1	010	rd	0101111
01000	aqrl	rs2	rs1	010	rd	0101111
01100	aqrl	rs2	rs1	010	rd	0101111
10000	aqrl	rs2	rs1	010	rd	0101111
10100	aqrl	rs2	rs1	010	rd	0101111
11000	aqrl	rs2	rs1	010	rd	0101111
11100	aqrl	rs2	rs1	010	rd	0101111

LR.W rd, (rs1)
SC.W rd, rs2, (rs1)
AMOSWAP.W rd, rs2, (rs1)
AMOADD.W rd, rs2, (rs1)
AMOXOR.W rd, rs2, (rs1)
AMOOR.W rd, rs2, (rs1)
AMOAND.W rd, rs2, (rs1)
AMOMIN.W rd, rs2, (rs1)
AMOMAX.W rd, rs2, (rs1)
AMOMINU.W rd, rs2, (rs1)
AMOMINU.W rd, rs2, (rs1)
AMOMINU.W rd, rs2, (rs1)
AMOMAXU.W rd, rs2, (rs1)

RV64A Standard Extension for Atomic Instructions (in addition to RV32A)

						`	,
	00010	aqrl	00000	rs1	011	rd	0101111
Γ	00011	aqrl	rs2	rs1	011	rd	0101111
	00001	aqrl	rs2	rs1	011	rd	0101111
	00000	aqrl	rs2	rs1	011	rd	0101111
	00100	aqrl	rs2	rs1	011	rd	0101111
Γ	01000	aqrl	rs2	rs1	011	rd	0101111
	01100	aqrl	rs2	rs1	011	rd	0101111
	10000	aqrl	rs2	rs1	011	rd	0101111
	10100	aqrl	rs2	rs1	011	rd	0101111
	11000	aqrl	rs2	rs1	011	rd	0101111
	11100	aqrl	rs2	rs1	011	rd	0101111

| LR.D rd, (rs1) | SC.D rd, rs2, (rs1) | AMOSWAP.D rd, rs2, (rs1) | AMOADD.D rd, rs2, (rs1) | AMOXOR.D rd, rs2, (rs1) | AMOOR.D rd, rs2, (rs1) | AMOAND.D rd, rs2, (rs1) | AMOMIN.D rd, rs2, (rs1) | AMOMIN.D rd, rs2, (rs1) | AMOMINU.D rd, rs2, (rs1) | AMOMINU.D rd, rs2, (rs1) | AMOMAXU.D rd, rs2, (rs1)

RV32S Standard Extension for Supervisor-level Instructions

10.020 200114414	antennion for S	aper trees	TO TOT TIESUT GEO	10110	_
0000	000000000000000000000000000000000000000	$00000\overline{00111}$	10011		SCALL
0000	0000000010000000	0000000111	10011		SBREAK
0001	SRET				
000100000001	rs1		000000001	110011	SFENCE.VM
0001	.000000100000000	0000000111	10011		WFI
0011	.000001100000000	0000000111	10011		MRTH
0011	.000001010000000	0000000111	10011		MRTS
0010	000001010000000	0000000111	.0011		HRTS
1100000000000000	00010	rd	1110011	RDCYCLE rd, csr, rs1	
11000000001000	00010		rd	1110011	RDTIME rd, csr, rs1
11000000010000	00010		rd	1110011	RDINSTRET rd, csr, rs1
110010000000000	00010		rd	1110011	RDCYCLEH rd, csr, rs1
110010000001000	00010		rd	1110011	RDTIMEH rd, csr, rs1
110010000010000	00010		rd	1110011	RDINSTRETH rd, csr, rs1
imm[11:0]	rs1	001	rd	1110011	CSRRW rd, csr, rs1
imm[11:0]	rs1	010	rd	1110011	CSRRS rd, csr, rs1
imm[11:0]	rs1	011	rd	1110011	CSRRC rd, csr, rs1
imm[11:0]	imm[4:0]	101	rd	1110011	CSRRWI rd, csr, irs1
imm[11:0]	imm[4:0]	rd	1110011	CSRRSI rd, csr, irs1	
imm[11:0]	imm[4:0]	111	rd	1110011	CSRRCI rd, csr, irs1

RV32F Standard Extension for Single-Precision Floating-Point

imm[11:0]			rs1	010	$^{\mathrm{rd}}$	0000111
imm[11:5] rs2		rs1	010	imm[4:0]	0100111	
rs3	00	rs2	rs1	rm	rd	1000011
rs3	00	rs2	rs1	rm	rd	1000111

FLW frd, imm(rs1) FSW frs2, imm(rs1) FMADD.S frd, frs1, frs2, frs3 FMSUB.S frd, frs1, frs2, frs3

rs3	00	rs2	rs1	rm	rd	1001011
rs3	00	rs2 rs2	rs1	rm	$^{\mathrm{rd}}$	1001111
0000000	0000000		rs1	rm	$^{\mathrm{rd}}$	1010011
0000100		rs2	rs1	rm	$^{\mathrm{rd}}$	1010011
0001000		rs2	rs1	rm	$^{\mathrm{rd}}$	1010011
0001100		rs2	rs1	rm	$^{\mathrm{rd}}$	1010011
0010000		rs2	rs1	000	$^{\mathrm{rd}}$	1010011
0010000		rs2	rs1	001	$^{\mathrm{rd}}$	1010011
0010000		rs2	rs1	010	$^{\mathrm{rd}}$	1010011
0010100		rs2	rs1	000	$^{\mathrm{rd}}$	1010011
0010100		rs2	rs1	001	$^{\mathrm{rd}}$	1010011
010	0110000	000	rs1	rm	$^{\mathrm{rd}}$	1010011
1010000		rs2	rs1	000	$^{\mathrm{rd}}$	1010011
1010000		rs2	rs1	001	$^{\mathrm{rd}}$	1010011
1010000		rs2	rs1	010	$^{\mathrm{rd}}$	1010011
110	110000000000			rm	$^{\mathrm{rd}}$	1010011
110	0000000	001	rs1	rm	$^{\mathrm{rd}}$	1010011
110	0100000	000	rs1	rm	$^{\mathrm{rd}}$	1010011
110	0100000	001	rs1	rm	$^{\mathrm{rd}}$	1010011
111	1000000	000	rs1	000	$^{\mathrm{rd}}$	1010011
111	1000000	000	rs1	001	$^{\mathrm{rd}}$	1010011
111	100000	000	rs1	000	$^{\mathrm{rd}}$	1010011
	0	000000000110000	0010	'	rd	1110011
	0	000000000100000	00010		rd	1110011
	0	000000000010000	00010		$^{\mathrm{rd}}$	1110011
000	0000000	011	rs1	001	$^{\mathrm{rd}}$	1110011
000	00000000010			001	$^{\mathrm{rd}}$	1110011
000	00000000001			001	$^{\mathrm{rd}}$	1110011
00000000010			imm[4:0]	101	$^{\mathrm{rd}}$	1110011
000	0000000	001	imm[4:0]	101	$^{\mathrm{rd}}$	1110011

FNMSUB.S frd, frs1, frs2, frs3 FNMADD.S frd, frs1, frs2, frs3 FADD.S frd, frs1, frs2 $FSUB.S\ frd,\,frs1,\,frs2$ FMUL.S frd, frs1, frs2 FDIV.S frd, frs1, frs2 FSGNJ.S frd, frs1, frs2 FSGNJN.S frd, frs1, frs2 FSGNJX.S frd, frs1, frs2 FMIN.S frd, frs1, frs2 FMAX.S frd, frs1, frs2 FSQRT.S frd, frs1, frs2 FLE.S frd, rs1, frs2 FLT.S frd, rs1, frs2 FEQ.S frd, rs1, frs2 FCVT.W.S rd, frs1 FCVT.WU.S rd, frs1 FCVT.S.W frd, rs1 FCVT.S.WU frd, rs1 FMV.X.S rd, frs1 FCLASS.S rd, frs1 FMV.S.X frd, rs1 FRCSR rd, csr, rs1 FRRM rd, csr, rs1 FRFLAGS rd, csr, rs1 FSCSR rd, csr, rs1 FSRM rd, csr, rs1 FSFLAGS rd, csr, rs1 FSRMI rd, csr, irs1 FSFLAGSI rd, csr, irs1

RV64F Standard Extension for Single-Precision Floating-Point (in addition to RV32F)

110000000010	rs1	rm	rd	1010011
11000000011	rs1	rm	rd	1010011
110100000010	rs1	rm	rd	1010011
110100000011	rs1	rm	rd	1010011

FCVT.L.S rd, frs1 FCVT.LU.S rd, frs1 FCVT.S.L frd, rs1 FCVT.S.LU frd, rs1

RV32D Standard Extension for Double-Precision Floating-Point

imm[11:0]			rs1	011	$^{\mathrm{rd}}$	0000111
imm[11:5]		rs2	rs1	011	imm[4:0]	0100111
rs3	01	rs2	rs1	rm	rd	1000011
rs3	01	rs2	rs1	rm	rd	1000111
rs3	01	rs2	rs1	rm	rd	1001011
rs3	01	rs2	rs1	rm	rd	1001111
0000001		rs2	rs1	rm	rd	1010011
0000101		rs2	rs1	rm	rd	1010011
0001001		rs2	rs1	rm	rd	1010011
0001101		rs2	rs1	rm	rd	1010011
0010001		rs2	rs1	000	rd	1010011
0010001		rs2	rs1	001	rd	1010011
0010001		rs2	rs1	010	rd	1010011
0010101		rs2	rs1	000	rd	1010011
0010101		rs2	rs1	001	rd	1010011
	000000		rs1	rm	rd	1010011
	000100		rs1	rm	rd	1010011
	110100		rs1	rm	rd	1010011
1010001		rs2	rs1	000	rd	1010011
1010001		rs2	rs1	001	rd	1010011
1010001		rs2	rs1	010	rd	1010011
110	110000100000			rm	rd	1010011
110000100001			rs1	rm	rd	1010011
110100100000		rs1	rm	rd	1010011	
110100100001			rs1	rm	rd	1010011
111	000100	000	rs1	000	rd	1010011

FLD frd, imm(rs1) FSD frs2, imm(rs1) FMADD.D frd, frs1, frs2, frs3 FMSUB.D frd, frs1, frs2, frs3 FNMSUB.D frd, frs1, frs2, frs3 FNMADD.D frd, frs1, frs2, frs3 FADD.D frd, frs1, frs2 FSUB.D frd, frs1, frs2 FMUL.D frd, frs1, frs2 FDIV.D frd, frs1, frs2 FSGNJ.D frd, frs1, frs2 FSGNJN.D frd, frs1, frs2 FSGNJX.D frd, frs1, frs2 FMIN.D frd, frs1, frs2 FMAX.D frd, frs1, frs2 FCVT.S.D frd, frs1 FCVT.D.S frd, frs1 FSQRT.D frd, frs1 FLE.D frd, rs1, frs2 FLT.D frd, rs1, frs2 FEQ.D frd, rs1, frs2 FCVT.W.D rd, frs1 FCVT.WU.D rd, frs1 FCVT.D.W frd, rs1 FCVT.D.WU frd, rs1 FMV.X.D rd, frs1

111000100000	rs1	001	rd	1010011	FCLASS.D rd, frs1
111100100000	rs1	000	rd	1010011	FMV.D.X frd, rs1

RV64D Standard Extension for Double-Precision Floating-Point (in addition to RV32D)

110000100010	rs1	$_{ m rm}$	rd	1010011	FCVT.L.D rd, frs1
110000100011	rs1	rm	rd	1010011	FCVT.LU.D rd, frs1
110100100010	rs1	rm	rd	1010011	FCVT.D.L frd, rs1
110100100011	rs1	$_{ m rm}$	rd	1010011	FCVT.D.LU frd, rs1

RV32C Standard Extension for Compressed Instructions

000	000 imm[5:4 9:6 2 3] rd' 00						C.ADDI4SPN rd, rs1, imm	
001 imm[5:3]		rs1'	imm[7:6]	rd'	00	C.FLD frd, imm(rs1)		
010	[]		rs1'	imm[2 6]	rd'	00	C.LW rd, imm(rs1)	
011		n[5:3]	rs1'	imm[2 6]	rd'	00	C.FLW frd, imm(rs1)	
101		n[5:3]	rs1'	imm[7:6]	rs2'	00	C.FSD frs2, imm(rs1)	
110		n[5:3]	rs1'	imm[2 6]	rs2'	00	C.SW rs2, imm(rs1)	
111		n[5:3]	rs1'	imm[2 6]	rs2'	00	C.FSW frs2, imm(rs1)	
			000000000000000000000000000000000000000				C.NOP	
000	imm[5]		rs1/rd	i	mm[4:0]	01	C.ADDI rd, imm	
001			imm[11 4 9:8 10 6	6[7[3:1[5]		01	C.JAL ipc	
010	imm[5]		rs1/rd	imm[4:0]		01	C.LI rd, imm	
011	imm[17]		rd	in	nm[16:12]	01	C.LUI rd, imm	
011	imm[9]		rs1/rd	imn	n[4 6 8:7 5]	01	C.ADDI16SP rd, rs1, imm	
100	imm	imm	rs1'/rd'	imm	rs2'	01	C.SRLI ipc	
100	imm	imm	rs1'/rd'	imm	rs2'	01	C.SRAI ipc	
100	imm	imm	/	imm	rs2'	01	C.ANDI ipc	
1	100011		rs1'/rd'	00	rs2'	01	C.SUB rs1, rs2	
100011		rs1'/rd'	01	rs2'	01	C.XOR rs1, rs2		
	100011		rs1'/rd'	10	rs2'	01	C.OR rs1, rs2	
	100011		rs1'/rd'	11	rs2'	01	C.AND rs1, rs2	
	100111		rs1'/rd'	00	rs2'	01	C.SUBW rs1, rs2	
	100111		rs1'/rd'	01 rs2'		01	C.ADDW rs1, rs2	
101			imm[11 4 9:8 10 6	1 1 2		01	C.J ipc	
	110 imm[8 4:3]		rs1'	imm[7:6 2:1 5]		01	C.BEQZ ipc	
111		1[8 4:3]	rs1'		n[7:6 2:1 5]	01	C.BNEZ ipc	
000	imm[5]		rd		mm[4:0]	10	C.SLLI rd, imm	
	001 imm[5]		rd	imm[4:3 8:6]		10	C.FLDSP frd, imm(rs1)	
	010 imm[5]		rd	imm[4:6 7:6]		10	C.LWSP rd, imm(rs1)	
	011 imm[5]		rd	imm[4:6 7:6]		10	C.FLWSP frd, imm(rs1)	
1000 rs1			0000010			C.JR rs1, rs2		
1000 rd			rs2 10		10	C.MV rs1, rs2		
1001000000000010				10			C.EBREAK	
1001 rs1			0000010			C.JALR rs1, rs2		
1001 rd				rs2		10	C.ADD rs1, rs2	
101 imm[5:3 8			rs2		10	C.FSDSP frs2, imm(rs1)		
110 imm[5:2 7:6]			rs2		10	C.SWSP rs2, imm(rs1)		
111 imm[5:2			1[5:2 7:6]		rs2	10	C.FSWSP frs2, imm(rs1)	

RV64C Standard Extension for Compressed Instructions (in addition to RV32C)

011	imm[5:3]	rs1'	imm[7:6]	rd'	00	
111	imm[5:3]	rs1'	imm[7:6]	rs2'	00	
001	imm[5]	rs1/rd		in	01		
011	imm[5]	rs1/rd		imn	10		
111	in	imm[5:3 8:6]			rs2		

C.LD rd, imm(rs1) C.SD rs2, imm(rs1) C.ADDIW rd, imm C.LDSP rd, imm(rs1) C.SDSP rs2, imm(rs1)