

# JIAQI GU

jqgu@utexas.edu • (512) 264-5470 • <https://jeremielomelo.github.io>

## EDUCATION

<b>The University of Texas at Austin</b>	Ph.D., Electrical and Computer Engineering Integrated Circuits and System Track. Overall GPA 4.00/4.00	May 2023 (expected)
<b>Fudan University, Shanghai, China</b>	B.E., Microelectronic Science and Engineering (Eminent Engineer Program). Overall GPA: 3.91/4.00 (Rank: top 2/71)	Jul 2018

## EXPERIENCE

<b>Graduate Research Assistant, The University of Texas at Austin</b>	Jan 2019 – Present
<ul style="list-style-type: none"><li>• Designed novel architecture for area-efficient optical neural network based on Fast Fourier Transformation and structured pruning; achieved 3-4x area reduction compared with previous ONN architectures</li><li>• Developed noise-aware quantization scheme to enable robust optical neural networks with low-precision voltage controls; achieved better accuracy and robustness with limited control resolution and device-level variations than previous methods</li><li>• Proposed efficient on-chip learning algorithm for optical neural networks with stochastic zeroth-order optimization algorithms; achieved 3-4x higher ONN forward efficiency and better robustness to thermal variations than previous methods</li><li>• Worked on photonic chip tapeout for novel ONN architectures with AMF PDKs using Synopsys optodesigner and Lumerical toolkits.</li><li>• Collaborated on the design, validation, and tapeout of photonic recurrent neural networks using PyTorch, Lumerical toolkits, and Synopsys optodesigner</li><li>• Collaborated on developing GPU-accelerated concurrent VLSI detailed placement with CUDA; implemented and optimized global swap and parallel auction algorithm for batched-based independent-set-matching; achieved &gt;10x speedup than sequential implementations without quality degradation</li><li>• Collaborated on high-performance VLSI analytical global placement acceleration with CUDA on GPUs; optimized wirelength and density computation operators with CUDA; developed parallel RUDY/RISA congestion map for routability optimization; achieved 40x speedup in global placement</li><li>• Developed multi-electrostatics-based robust VLSI placement algorithm with PyTorch/C++/CUDA; proposed multi-electrostatic system for optimization under fence region constraints; developed divergence-aware optimizer for robust nonlinear global placement; achieved &gt;13% HPWL improvement and &gt;11% top5 overflow reduction compared with ISPD2015 contest winners</li></ul>	

<b>Graduate Research Assistant, The University of Texas at Austin</b>	Sep 2018 – Jan 2019
<ul style="list-style-type: none"><li>• Projected RISC-V Rocket Core on Zynq FPGA with Chisel3 and achieved communication between them</li><li>• Customized FIRRTL transformation and built infrastructure for fault injection and system state snapshot</li></ul>	

<b>Research Assistant, Fudan University, Shanghai, China</b>	Aug 2017 – Jul 2018
<ul style="list-style-type: none"><li>• Modified infant brain atlas offered by UNC and created complete tissue probability maps</li><li>• Developed two-stage reconstruction framework for infant thin-section MR image reconstruction by using GANs and CNN; research is developing brand new method to improve reconstruction performance by fusing multi-planar MR images, and improving PSNR, SSIM, and NMI by 26.2%, 93.4%, and 25.3% respectively compared to bicubic interpolation</li><li>• Wrote a research paper that was published at <i>IEEE Access</i>, May 2019</li><li>• Collaborated on super-resolution reconstruction of ultra-sonic imaging using deep learning techniques</li></ul>	

## PUBLICATIONS

### Conference Proceedings

- [C1] **Jiaqi Gu**, Zheng Zhao, Chenghao Feng, Wuxi Li, Ray T. Chen and David Z. Pan, “Multi-Electrostatics Based Robustness VLSI Placement with Region Constraints”, *IEEE/ACM International Conference on Computer-Aided Design (ICCAD)*, Nov. 02-05, 2020.
- [C2] Zixuan Jiang, Keren Zhu, Mingjie Liu, **Jiaqi Gu** and David Z. Pan, “An Efficient Training Framework for Reversible Neural Architectures”, *European Conference on Computer Vision (ECCV)*, Aug. 23-28, 2020. (accepted)
- [C3] **Jiaqi Gu**, Zheng Zhao, Chenghao Feng, Wuxi Li, Ray T. Chen and David Z. Pan, “FLOPS: Efficient On-Chip Learning for Optical Neural Networks Through Stochastic Zeroth-Order Optimization”, *ACM/IEEE Design Automation Conference (DAC)*, San Francisco, CA, Jul. 19-23, 2020. (accepted)
- [C4] Mario Miscuglio, Zibo Hu, Shurui Li, **Jiaqi Gu**, Aydin Babakhani, Puneet Gupta, Chee-Wei Wong, David Pan, Seth Bank, Hamed Dalir and Volker J. Sorger, “Million-channel parallelism Fourier-optic convolutional filter and neural network processor”, *CLEO*, San Jose, CA, May 10-15, 2020.
- [C5] Chenghao Feng, Zhoufeng Ying, Zheng Zhao, **Jiaqi Gu**, David Z. Pan and Ray T. Chen, “Integrated WDM-based Optical Comparator for High-speed Computing”, *CLEO*, San Jose, CA, May 10-15, 2020.

- [C6] Chenghao Feng, Zheng Zhao, Zhoufeng Ying, **Jiaqi Gu**, David Z. Pan and Ray T. Chen, "Compact design of On-chip Elman Optical Recurrent Neural Network", *CLEO*, San Jose, CA, May 10-15, 2020.
- [C7] **Jiaqi Gu**, Zheng Zhao, Chenghao Feng, Ray T. Chen and David Z. Pan, "ROQ: A Noise-Aware Quantization Scheme Towards Robust Optical Neural Networks with Low-bit Controls", *IEEE Design, Automation & Test in Europe Conference & Exhibition (DATE)*, Grenoble, France, Mar. 09-13, 2020.
- [C8] Mingjie Liu, Keren Zhu, **Jiaqi Gu**, Linxiao Shen, Xiyuan Tang, Nan Sun and David Z. Pan, "Towards Decrypting the Art of Analog Layout: Placement Quality Prediction via Transfer Learning", *IEEE Design, Automation & Test in Europe Conference & Exhibition (DATE)*, Grenoble, France, Mar. 09-13, 2020.
- [C9] Chenghao Feng, Zhoufeng Ying, Zheng Zhao, **Jiaqi Gu**, David Z. Pan and Ray T. Chen, "Wavelength-division-multiplexing based electronic photonic network for high speed computing", *SPIE Photonics West*, San Francisco, CA, United States, Feb. 01-06, 2020.
- [C10] **Jiaqi Gu**, Zheng Zhao, Chenghao Feng, Mingjie Liu, Ray T. Chen and David Z. Pan, "Towards Area-Efficient Optical Neural Networks: An FFT-based Architecture", *ACM/IEEE Asian and South Pacific Design Automation Conference (ASP-DAC)*, Beijing, China, Jan. 13-16, 2020. (**Best Paper Award**)
- [C11] Zheng Zhao, **Jiaqi Gu**, Zhoufeng Ying, Chenghao Feng, Ray T. Chen and David Z. Pan, "Design Technology for Scalable and Robust Photonic Integrated Circuits", *IEEE/ACM International Conference on Computer-Aided Design (ICCAD)*, Westminster, CO, Nov. 4-7, 2019. (invited paper)
- [C12] **Jiaqi Gu**, Ruoyao Wang, Jian Wang, Jinmei Lai and Qinghua Duan, "Remote Embedded Simulation System for SW/HW Co-design Based On Dynamic Partial Reconfiguration", *IEEE International Conference on ASIC (ASICON)*, Guizhou, China, Oct. 25-28, 2017.

#### Journal Articles

- [J1] Yibo Lin, Zixuan Jiang, **Jiaqi Gu**, Wuxi Li, Shounak Dhar, Haoxing Ren, Brucec Khailany and David Z. Pan, "DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement", *IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, Jun., 2020.
- [J2] Zhoufeng Ying, Chenghao Feng, Zheng Zhao, Shounak Dhar, Hamed Dalir, **Jiaqi Gu**, Yue Cheng, Richard Soref, David Pan, and Ray Chen, "Electronic-photonic Arithmetic Logic Unit for High-speed Computing", *Nature Communications*, Apr., 2020.
- [J3] Yibo Lin, Wuxi Li, **Jiaqi Gu**, Mark Ren, Brucec Khailany and David Z. Pan, "ABCDPlace: Accelerated Batch-based Concurrent Detailed Placement on Multi-threaded CPUs and GPUs", *IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, Feb., 2020.
- [J4] **Jiaqi Gu**, Zeju Li, Yuanyuan Wang, Haowei Yang, Zhongwei Qiao and Jinhua Yu, "Deep Generative Adversarial Networks for Thin-section Infant MR Image Reconstruction", *IEEE Access*, May, 2019.

#### RELATED GRADUATE COURSES/CERTIFICATE

---

- Computer Architecture (EE 382N 1)
- High Speed Computer Arithmetic (EE 382N 14)
- Computer Architecture: Parallelism/Locality (EE 382N 20)
- Parallel Algorithm Scientific Computing (CS 395T)
- Reinforcement Learning: Theory & Practice (CS 394R)
- VLSI I (EE 382M.7)
- VLSI Physical Design Automation (EE 382M)
- Cross-layer Machine Learning Algorithm/Hardware Co-design (EE 382V)
- Certificate of NVIDIA workshop on Fundamentals of Accelerated Computing with CUDA Python, NVIDIA DLI, 2019

#### HONORS

---

- DAC Young Fellow, 57th IEEE/ACM Design Automation Conference (DAC) 2020
- Best Paper Award, 25th ACM/IEEE Asian and South Pacific Design Automation Conference (ASP-DAC) 2020
- 4th Place, 2019 DAC System Design Contest on Low Power Object Detection 2019
- First Prize Scholarship, Fudan University 2017 – 2018
- Top 5, 2018 HUAWEI & FUTURELAB AI Contest (CV Group) 2018
- Top 11%, 2017 IEEEExtreme Global Programming Competition (out of 3,350 teams worldwide) 2017
- 2nd & 3rd Prize, National Mathematical Contest in Modeling 2016, 2017

#### ADDITIONAL INFORMATION

---

**Computer Skills:** Python (PyTorch/Tensorflow), C/C++, CUDA, Matlab, Verilog

**Software:** Cadence Virtuoso, Synopsys Hspice, Xilinx Vivado Design Suite, Synopsys Optodesigner