# EECE 2322: Fundamentals of Digital Design and Computer Organization Lecture 3\_2: Verilog and FPGA

Xiaolin Xu Department of ECE Northeastern University

# Blocking and Non-blocking

```
always @ (posedge clk )
if (reset == 0) begin
  y <= 0;
end else if (sel == 0) begin
  y <= a;
end else begin
  y <= b;
end</pre>
```

- \* initial
- \* begin
- \*  $B \leq A;$
- $\diamond$   $C \leq B$ ;
- \* end
- All results evaluated first, then assigned
  - Result is that old contents of B are in C

#### How to Make a Device Reconfigurable to Any Logic?

- \* In[1:0] Out
- \* 00 ?
- \* 01 ?
- \* 10 ?
- \* 11 ?


#### How to Make a Device Reconfigurable to Any Logic?

- \* In[1:0] Out
- \* 00 ?
- \* 01 ?
- \* 10 ?
- \* 11 ?

- Reconfigure the memory!
- \* A memory cell can be written with a 1 or a 0


# Addressable Memory

- \* SRAM: Static Radom Accessible Memory
- \* A0-A3: address
- \* F: output
- \* How many memory cells?




- \* Look-up tables are how your logic actually gets implemented. Users can program what the output should be for every single possible input
- \* A LUT consists of a block of RAM that is indexed by the LUT's inputs. The output of the LUT is whatever value is in the indexed location in its RAM cell

- \* Look-up tables are ho actually gets impleme program what the our AO every single possible A1
- \* A LUT consists of a bl A2 indexed by the LUT's Of the LUT is whateve indexed location in its




- \* A K input LUT requires 2k RAM cells to store function
- \* K Inputs are fed into LUT Mux to choose outputs
- \* An example 2-input LUT



# 2-input LUT with MUXes

\* Muxes are built as a tree of Muxes


\*




EECE2322

Xiaolin Xu


- \* In[1:0] Out
- \* 00 0
- \* 01 0
- \* 10 0
- \* 11 1





## Implement an XOR gate with a 2-input LUT

\* What are the values stored in the memory cells?




EECE2322

Xiaolin Xu


#### Practice: Mapping a Random Function to a 4-input LUT

Write down your answers



Α	В	С	D	F		
0	0	0	0			
0	0	0				
0	0	1	0			
0	0		1			
0	1	1 0	0			
0	1	0	1			
0	1	1	1 0 1 0 1 0 1 0 1			
	1	1	1			
0 1 1	0	1 0	0			
1	0	0	1			
1	0	1	0			
1 1	0	1	1			
1	1	0	0			
1	1	0	1 0			
1	1	0 1	0			
1	1	1	1			


#### Practice: Mapping a Random Function to a 4-input LUT



Α	В	C	D	F
0	0	0	D 0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
A 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1	B 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1	C 0 0 1 1 0 0 1 1 0 0 1 1	1 0 1 0 1 0 1 0 1 0 1	F0000100011001110
1	1	1	1	0


# Building more Complicated Logic

In the Xilinx Spartan 6 FPGA, each LUT is a 6-input LUT




# Logic Slice

\* LUT + MUXes + Flip-flop




# CLB: Configurable Logic Block


Each CLB has two Slices




# Combinational Logic Design



# Sequential Logic Design



## I/O Block Xilinx 4000 Family -- Simplified




## Programmable Interconnect Point (PIP)

\* The basic unit of programmable interconnect




0 stands for dis-connected



## Programmable Interconnect Point (PIP)


\* The basic unit of programmable interconnect



EECE2322 19 olin Xu


# Xilinx FPGA Interconnect Example

- \* Programmable Interconnect
  - Pass Transistors as switches




#### Interconnect:

#### Switch Matrixes and Programmable Interface Points




#### Xilinx 4000 Interconnect



EECE2322 Xiaolin Xu

# Xilinx FPGA Design Flow

- Step1: Design
  - \* Two design entry methods: HDL(Verilog or VHDL code het Schematic drawings
- \* Step 2: Synthesize to create Netlist
  - \* Translates V, VHD, SCH files into an industry standa Netlist
- \* Step 3: Implement design (netlist)
  - \* Translate, Map, Place & Route
- \* Step 4: Configure FPGA
  - Download BIT file into FPGA




# Important Step: Synthesis

- Enabled by sophisticated computer-aided design (CAD) tools
- \* A full set of programs and tools that allow automatic synthesis and compilation from a high level hardware description language, such as Verilog or VHDL to a string of bits, commonly termed a **bitstream**


# FPGA Synthesis Flow

- \* The input to the synthesis flow is the hardware specification, design constraints FPGA-specific commands
- \* The set of inputs is symbolically (hardware Description Languas contains the knowledge of designations
- \* The design constraints include the input and output pads, between the registers, and between the regis



# FPGA Design Example

Lets reverse the function from LUT



# FPGA Design Example

- \* A Boolean Function of four input variables A, B, C and D using a 4-input LUT.
- \* Here, let the output become high only when any of the two input variables are one.
- \* What is the hardware realization?

# FPGA Design Example

- \* A Boolean Function of four inp D using a 4-input LUT.
- \* Here, let the output become hiş two input variables are one.
- \* What is the hardware realization

Tru	ıth	Ta	ы	e

Inputs				Output
Α	В	C	D	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

C and


of the

# FPGA Implementation on a Slice


Design the schematic yourself, using a 4-input LUT

# FPGA Implementation on a Slice


\* Design the schematic yourself, using a 4-input LUT




### Practice



#### Practice



#### Practice




# Direct Programming LUT

- LUT6 #(.INIT(64'h000000000000000) / / Specify LUT Contents
- \* LUT6\_inst (.O(O), / / LUT general output
- \* .I0(I0), / / LUT input
- \* .I1(I1), / / LUT input
- \* .I2(I2), / / LUT input
- \* .I3(I3), / / LUT input
- \* .I4(I4), / / LUT input
- \* .I5(I5) / / LUT input); / / End of LUT6\_inst instantiation


# FPGA Design Example

- \* How should the LUT be programmed?
  - \* LUT6 #(.INIT(64'h0000\_0000\_0000\_0001))
  - \* AND\_6IN(.I0(A),.I1(B),.I2(C),.I3(D),.I4(E),.I5(F),.O(Q));




# Other Programmable Devices

- \* The first programmable logic device (PLD) was programmable logic arrays (PLAs)
  - Connection with fuse



# Other Programmable Devices

\* Compact representation of a 4 × 3 PLA with six product terms



#### HW2: Adder

$$* 1101 + 0110 = ?$$

# Binary Adder

- \* 1101 + 0110 = ?
- \* Calculation by hand...

\* What is a half adder?

- \* What is a half adder?
- \* Two 1-bit numbers are being added

- \* What is a half adder?
- \* Two 1-bit numbers are being added
  - Two inputs A and B

- \* What is a half adder?
- \* Two 1-bit numbers are being added
  - \* Two inputs A and B
  - Two outputs S(um) and C(arry out)

- \* What is a half adder?
- \* Two 1-bit numbers are being added
  - \* Two inputs A and B
  - \* Two outputs S(um) and C(arry out)
- \* No carry in

- \* What is a half adder?
- \* Two 1-bit numbers are being added
  - \* Two inputs A and B
  - Two outputs S(um) and C(arry out)
- \* No carry in
- \* S = ?

- \* What is a half adder?
- \* Two 1-bit numbers are being added
  - \* Two inputs A and B
  - Two outputs S(um) and C(arry out)
- \* No carry in
- \* S = ?
- \* C=?

- \* What is a half adder?
- \* Two 1-bit numbers are being added
  - \* Two inputs A and B
  - \* Two outputs S(um) and C(arry out)
- \* No carry in
- \* S = ?
- \* C=?

Α	В	
0	0	
0	1	
1	0	
1	1	

- \* What is a half adder?
- \* Two 1-bit numbers are being added
  - \* Two inputs A and B
  - Two outputs S(um) and C(arry out)
- \* No carry in
- \* S = ?
- \* C=?
- \* Please write down your answer


Α	В	
0	0	
0	1	
1	0	
1	1	


- \* What is a half adder?
- \* Two 1-bit numbers are being added
  - \* Two inputs A and B
  - Two outputs S(um) and C(arry out)
- \* No carry in
- \* S = ?
- \* C=?
- Please write down your answer

Α	В	
0	0	
0	1	
1	0	
1	1	

C	S
0	0
0	1
0	1
1	0

- \* What is a half adder?
- \* Two 1-bit numbers are being added
  - \* Two inputs A and B
  - \* Two outputs S(um) and C(arry out)
- \* No carry in






Please write down your answer

Α	В
0	0
0	1
1	0
1	1


С	S
0	0
0	1
0	1
1	0

- \* What is a half adder?
- \* Two 1-bit numbers are being added
  - Two inputs A and B
  - Two outputs S(um) and C(arry out)
- \* No carry in
- \* S = A XOR B
- \* C=A AND B


- \* What is a half adder?
- \* Two 1-bit numbers are being added
  - Two inputs A and B
  - Two outputs S(um) and C(arry out)
- \* No carry in
- \* S = A XOR B
- \* C=A AND B




- \* What is a half adder?
- \* Two 1-bit numbers are being added
  - \* Two inputs A and B
  - Two outputs S(um) and C(arry out)
- \* No carry in
- \* S = A XOR B
- \* C=A AND B



- \* What is a half adder?
- \* Two 1-bit numbers are being added
  - \* Two inputs A and B
  - \* Two outputs S(um) and C(arry out)
- \* No carry in
- \* S = A XOR B
- \* C=A AND B



- \* What is a half adder?
- \* Two 1-bit numbers are being added
  - \* Two inputs A and B
  - \* Two outputs S(um) and C(arry out)
- \* No carry in
- \* S = A XOR B
- \* C=A AND B



\* What is a full adder?

- \* What is a full adder?
  - Has 3-bit input

- \* What is a full adder?
  - \* Has 3-bit input
  - \* Has a Cin (carry in) bit

- \* What is a full adder?
  - \* Has 3-bit input
  - \* Has a Cin (carry in) bit
  - Has two outputs: S(um) and Cout

- \* What is a full adder?
  - \* Has 3-bit input
  - \* Has a Cin (carry in) bit
  - Has two outputs: S(um) and Cout

- \* What is a full adder?
  - \* Has 3-bit input
  - \* Has a Cin (carry in) bit
  - Has two outputs: S(um) and Cout

Α	В	C <sub>in</sub>
0	0	0
0	1	0
1	0	0
1	1	0
0	0	1
0	1	1
1	0	1
1	1	1

- \* What is a full adder?
  - \* Has 3-bit input
  - Has a Cin (carry in) bit
  - \* Has two outputs: S(um) and Cout


A	В	C <sub>in</sub>
0	0	0
0	1	0
1	0	0
1	1	0
0	0	1
0	1	1
1	0	1
1	1	1

\* Write down the truth table for Cout and S


- \* What is a full adder?
  - \* Has 3-bit input
  - \* Has a Cin (carry in) bit
  - \* Has two outputs: S(um) and Cout

\* Write down the truth table for

Α	В	C <sub>in</sub>	C <sub>out</sub>	S
0	0	0	0	0
0	1	0	0	1
1	0	0	0	1
1	1	0	1	0
0	0	1	0	1
0	1	1	1	0
1	0	1	1	0
1	1	1	1	1




- \* Composition
  - \* Two half-adders: colored differently!




- \* A=1101
- \* B=0110

- \* A=1101
- \* B=0110




- \* A=1101
- \* B=0110




\* How to build a 4-bit full adder?

- \* A=1101
- \* B=0110




\* How to build a 4-bit full adder?




\* How it works?

\* How it works?



\* How it works?






\* How it works?


Each bit assigned!






\* How it works?

Each bit assigned!






\* How it works?

\* Each bit assigned!


Full Adder



\* How it works?


\* Each bit assigned!

C<sub>in</sub> C<sub>out</sub>



\* How it works?


\* Each bit assigned!



1-bit

\* How it works?

\* Each bit assigned!



1-bit

#### More bits Added

\* 32-bit full adder

#### More bits Added

- \* 32-bit full adder
  - \* How to design?

#### More bits Added

- \* 32-bit full adder
  - \* How to design?

