
# EECE 2322: Fundamentals of Digital Design and Computer Organization Lecture 12\_3: Timing of Digital Systems

Xiaolin Xu Department of ECE Northeastern University


# Synchronizers

- Asynchronous inputs are inevitable (user interfaces, systems with different clocks interacting, etc.)
- Synchronizer goal: make the probability of failure (the output Q still being metastable) low
- Synchronizer cannot make the probability of failure 0




# Synchronizer Internals

- Synchronizer: built with two back-to-back flip-flops
- Suppose D is transitioning when sampled by F1
- Internal signal D2 has  $(T_c t_{\text{setup}})$  time to resolve to 1




# Synchronizer Probability of Failure



EECE2322

# Synchronizer Probability of Failure

$$P(t_{res} > t) = (T_0/T_c) e^{-t/\tau}$$




EECE2322

# Synchronizer Probability of Failure

$$P(t_{res} > t) = (T_0/T_c) e^{-t/\tau}$$

For each sample, probability of failure is:



### Synchronizer Mean Time Between Failures

- If asynchronous input changes once per second, probability of failure per second is *P*(failure).
- If input changes N times per second, probability of failure per second is:


$$P(\text{failure})/\text{second} = (NT_0/T_c) e^{-(T_c - t_{\text{setup}})/\tau}$$

- Synchronizer fails, on average, 1/[P(failure)/second]
- Called mean time between failures, MTBF:

MTBF = 
$$1/[P(failure)/second] = (T_c/NT_0) e^{(T_c - t_{setup})/\tau}$$

# Example Synchronizer

- Suppose:  $T_c = 1/500 \text{ MHz} = 2 \text{ ns}$   $\tau = 200 \text{ ps}$   $T_0 = 150 \text{ ps}$   $t_{\text{setup}} = 100 \text{ ps}$  N = 1 events per second
- What is the probability of failure? MTBF?



EECE2322

# Example Synchronizer

- Suppose:  $T_c = 1/500 \text{ MHz} = 2 \text{ ns}$   $\tau = 200 \text{ ps}$   $T_0 = 150 \text{ ps}$   $t_{\text{setup}} = 100 \text{ ps}$  N = 1 events per second
- What is the probability of failure? MTBF?

Synchronizer fails, on average, 1/[*P*(failure)/second] Called *mean time between failures*, MTBF:

MTBF = 
$$1/[P(failure)/second] = (T_c/NT_0) e^{(T_c - t_{setup})/\tau}$$



Xiaolin Xu


EECE2322 FI 6

# Example Synchronizer

• Suppose: 
$$T_c = 1/500 \text{ MHz} = 2 \text{ ns}$$
  $\tau = 200 \text{ ps}$   
 $T_0 = 150 \text{ ps}$   $t_{\text{setup}} = 100 \text{ ps}$   
 $N = 1 \text{ events per second}$ 

What is the probability of failure? MTBF?

$$P(\text{failure}) = (150 \text{ ps/2 ns}) \text{ e}^{-(1.9 \text{ ns})/200 \text{ ps}}$$
  
= 5.6 × 10-6  
 $P(\text{failure})/\text{second} = 10 \times (5.6 \times 10^{-6})$   
= 5.6 × 10-5 / second  
MTBF = 1/[P(failure)/second]  $\approx$  5 hours



EECE2322 Xiaolin Xu


# EECE 2322: Fundamentals of Digital Design and Computer Organization

Lecture 12\_3: Microarchitecture

Xiaolin Xu Department of ECE Northeastern University

# Microarchitecture Topics

- \* Introduction
- Performance Analysis
- Single-Cycle Processor
- \* Multicycle Processor
- \* Pipelined Processor
- \* Exceptions
- \* Advanced Microarchitecture



### Microarchitecture

Microarchitecture: how to implement an Instruction-Set

Architecture (ISA) in hardware

\* Processor:

Datapath: functional blocks

Control: control signals

|                         | _                         |
|-------------------------|---------------------------|
| Application<br>Software | programs                  |
| Operating<br>Systems    | device drivers            |
| Architecture            | instructions<br>registers |
| Micro-<br>architecture  | datapaths<br>controllers  |
| Logic                   | adders<br>memories        |
| Digital<br>Circuits     | AND gates<br>NOT gates    |
| Analog<br>Circuits      | amplifiers<br>filters     |
| Devices                 | transistors<br>diodes     |
| Physics                 | electrons                 |

### Microarchitecture

- Multiple implementations for a single architecture:
  - Single-cycle: Each instruction executes in a single cycle
  - Multicycle: Each instruction is broken into series of shorter steps
  - Pipelined: Each instruction broken up into series of steps & multiple instructions execute at once

### Processor Performance

\* Program execution time

Execution Time = (#instructions)(cycles/instruction)(seconds/cycle)

- Definitions:
  - \* CPI: Cycles/instruction
  - \* clock period: seconds/cycle
  - \* IPC: instructions / cycle = IPC
- Challenge is to satisfy constraints of:
  - \* Cost
  - \* Power
  - Performance


### MIPS Processor

- \* Consider subset of MIPS instructions:
  - \* R-type instructions: and, or, add, sub, slt
  - \* Memory instructions: lw, sw
  - \* Branch instructions: beq


### Architectural State

- What determine everything about a processor:
  - \* PC
  - \* 32 registers
  - \* Memory

\* PC: program counter —> the next instruction




\* Instruction memory:




- Read (RD) port
  - \* 32-bit addr as input
  - \* 32-bit instruction as output

\* Register file




- \* Two read ports RD1/RD2
  - \* 5-bit address inputs A1/A2 selecting registers as source operands
- \* One write port WD3, with enable signal WE3 (1 active)
  - \* 5-bit address input A3 —

Data memory



- \* 32-bit address (A) as input, 32-bit write-in data (WD) input, with enable signal WE (1 active)
- \* WE = 0 reading the data predicted by address A



- Instruction memory, register file, and data memory, are being read as combinational circuit, i.e., data change follows address change, while the writing follows clock-edge
- Benefits: all elements are synchronized, while MIPS processor is a FSM!

# Single-Cycle MIPS Processor

- \* Datapath
- \* Control

# Overview: Single-Cycle Control

#### **R-Type**


| op     | rs     | rt     | rd     | shamt  | funct  |
|--------|--------|--------|--------|--------|--------|
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |

#### **I-Type**

| op     | rs     | rt     | imm     |  |  |
|--------|--------|--------|---------|--|--|
| 6 hits | 5 hits | 5 hits | 16 hits |  |  |

#### **J-Type**

| op     | addr    |
|--------|---------|
| 6 bits | 26 bits |




# Revisit: Practice of I-type

lw \$s3, -24(\$s4) **lw** has opcode of 35

| Name               | Number      |
|--------------------|-------------|
| \$0                | 0           |
| \$at               | 1           |
| \$v0—\$v1          | 2–3         |
| \$a0 <b>—</b> \$a3 | <b>4</b> –7 |
| \$t0—\$t7          | 8–15        |
| \$s0 <b>—</b> \$s7 | 16–23       |
| \$t8—\$t9          | 24–25       |
| \$k0—\$k1          | 26–27       |
| \$gp               | 28          |
| \$sp               | 29          |
| \$fp               | 30          |
| \$ra               | 31          |

#### Field Values



#### Machine Code




# Revisit: Practice of I-type

lw \$s3, -24(\$s4) **lw** has opcode of 35

| Name               | Number      |
|--------------------|-------------|
| \$0                | 0           |
| \$at               | 1           |
| \$v0—\$v1          | 2–3         |
| \$a0 <b>—</b> \$a3 | <b>4</b> –7 |
| \$t0—\$t7          | 8–15        |
| \$s0 <b>—</b> \$s7 | 16–23       |
| \$t8—\$t9          | 24–25       |
| \$k0—\$k1          | 26–27       |
| \$gp               | 28          |
| \$sp               | 29          |
| \$fp               | 30          |
| \$ra               | 31          |

#### Field Values



#### Machine Code



# Revisit: Practice of I-type

lw \$s3, -24 (\$s4)

lw has opcode of 35

| Name               | Number      |
|--------------------|-------------|
| \$0                | 0           |
| \$at               | 1           |
| \$v0—\$v1          | 2–3         |
| \$a0 <b>—</b> \$a3 | <b>4</b> –7 |
| \$t0—\$t7          | 8–15        |
| \$s0 <b>—</b> \$s7 | 16–23       |
| \$t8—\$t9          | 24–25       |
| \$k0—\$k1          | 26–27       |
| \$gp               | 28          |
| \$sp               | 29          |
| \$fp               | 30          |
| \$ra               | 31          |

#### Field Values

| ор     | rs     | rt     | imm     |
|--------|--------|--------|---------|
| 35     | 20     | 19     | -24     |
| 6 bits | 5 bits | 5 bits | 16 bits |


#### Machine Code


| ор     | rs    | rt     |      | im   | ım   |      |              |
|--------|-------|--------|------|------|------|------|--------------|
| 100011 | 10100 | 1,0011 | 1111 | 1111 | 1110 | 1000 | (0x8E93FFE8) |
| 8      | E 9   | 3      | F    | F    | Е    | 8    |              |

#### **STEP 1:** Fetch instruction




lw has opcode of 35






#### Field Values




#### **STEP 1:** Fetch instruction


lw \$s3, -24 (\$s4)

lw has opcode of 35






#### Field Values




#### **STEP 1:** Fetch instruction

lw \$s3, -24 (\$s4)


lw has opcode of 35





The offset is stored in the immediate field of the instruction, Instr<sub>15:0</sub>


#### riela values




# Single-Cycle Datapath: lw Register Read


#### **STEP 2:** Read source operands from RF

$$lw $s3, -24($s4)$$






#### Field Values




# Single-Cycle Datapath: lw Register Read


#### **STEP 2:** Read source operands from RF

$$lw $s3, -24($s4)$$






#### Field Values




# Single-Cycle Datapath: lw Immediate


#### **STEP 3:** Sign-extend the immediate

$$lw $s3, -24($s4)$$





### Field Values




 $SignImm_{15:0} = Instr_{15:0}$  $SignImm_{31:16} = Instr_{15}$ 


# Single-Cycle Datapath: lw address

#### **STEP 4:** Compute the memory address

lw \$s3, -24 (\$s4)



#### Field Values




# Single-Cycle Datapath: lw address


#### STEP 4: Compute the memory address offset to find the address to

lw \$s3, -24 (\$s4)

add the base address to the offset to find the address to read from memory



#### Field Values




# Single-Cycle Datapath: lw address

#### STEP 4: Compute the memory address offset to find the address to

lw \$s3, -24 (\$s4)

add the base address to the offset to find the address to read from memory



### Single-Cycle Datapath: lw Memory Read

 STEP 5: Read data from memory and write it back to register file

