EECE 2322: Fundamentals of Digital Design and Computer Organization Lecture 12_1: Timing of Digital Systems

Xiaolin Xu Department of ECE Northeastern University

https://en.wikipedia.org > wiki > Apple_M1

Apple M1 - Wikipedia

The **Apple M1** is an ARM-based system on a chip (SoC) designed by Apple Inc. as a central processing unit (CPU) and graphics processing unit (GPU) for its ...

Max. CPU clock rate: 3.2 GHz

Technology node: 5 nm

L1 cache: 192+128 KB per core (perform...

Common manufacturer(s): TSMC



Timing is IMPORTAN

12th Generation Intel® Core™ i7 Processor

20 Products COMPARE ALL

Product Name Intel® Core™ i7-1265UE Processor (12M Cache, up to 4.70 GHz) Intel® Core™ i7-1270PE Processor (18M Cache, up to 4.50 GHz) Intel® Core™ i7-1260U Processor (12M Cache, up to 4.70 GHz) Intel® Core™ i7-1250U Processor (12M Cache, up to 4.70 GHz)

Intel® Core™ i7-1255U Processor (12M Cache, up to 4.70 GHz)

https://en.wikipedia.org > wiki > Apple_M1

Apple M1 - Wikipedia

The Apple M1 is an ARM-based system on a chip (Sol central processing unit (CPU) and graphics processing

Max. CPU clock rate: 3.2 GHz

Technol

L1 cache: 192+128 KB per core (perform...

Commo

EECE2322 2

Xiaolin Xu

https://en.wikipedia.org > wiki > Apple_M1

Apple M1 - Wikipedia

The **Apple M1** is an ARM-based system on a chip (SoC) designed by Apple Inc. as a central processing unit (CPU) and graphics processing unit (GPU) for its ...

Max. CPU clock rate: 3.2 GHz

Technology node: 5 nm

L1 cache: 192+128 KB per core (perform...

Common manufacturer(s): TSMC



- One of the most important parameters in designing a digital system
- * Determines the highest clock frequency that can be achieved
- Decided by the "slowest" data path, i.e., critical path

https://en.wikipedia.org > wiki > Apple_M1

Apple M1 - Wikipedia

The **Apple M1** is an ARM-based system on a chip (SoC) designed by Apple Inc. as a central processing unit (CPU) and graphics processing unit (GPU) for its ...




L1 cache: 192+128 KB per core (perform... Common manufacturer(s): TSMC




- * One of the most important parameters in designing a digital system
- * Determines the highest clock frequency that can be achieved
- Decided by the "slowest" data path, i.e., critical path

- * Example
 - * Flip-flop samples D at clock edge
 - D must be stable when sampled
 - * Similar to a photograph, D must be stable around clock edge
 - * If not, metastability can occur




Input Timing Constraints

- Setup time: t_{setup} = time before clock edge data must be stable (i.e. not changing)
- Hold time: t_{hold} = time *after* clock edge data must be stable
- Aperture time: t_a = time *around* clock edge data must be stable ($t_a = t_{\text{setup}} + t_{\text{hold}}$)




Output Timing Constraints

Propagation Delay: t_{pd} = max delay from input to output Contamination Delay: t_{cd} = min delay from input to output



Output Timing Constraints for Q-output

- Propagation delay: t_{pcq} = time after clock edge that the output Q is guaranteed to be stable (i.e., to stop changing)
- Contamination delay: t_{ccq} = time after clock edge that Q might be unstable (i.e., start changing)




Dynamic Discipline

- Synchronous sequential circuit inputs must be stable during aperture (setup and hold) time around clock edge
- Specifically, inputs must be stable
 - at least t_{setup} before the clock edge
 - at least until t_{hold} after the clock edge


Dynamic Discipline


* The delay between registers has a **minimum** and **maximum** delay, dependent on the delays of the circuit elements



Setup Time Constraint


- * Depends on the **maximum** delay from register R1 through combinational logic to R2
- * The input to register R2 must be stable at least t_{setup}





Setup Time Constraint

- * Depends on the **maximum** delay from register R1 through combinational logic to R2
- * The input to register R2 must be stable at least t_{setup}




$$T_c \ge t_{pcq} + t_{pd} + t_{setup}$$

$$t_{pd} \le ???$$

Setup Time Constraint

- Depends on the maximum delay from register R1 through combinational logic to R2
- * The input to register R2 must be stable at least t_{setup} before clock edge





$$T_c \ge t_{pcq} + t_{pd} + t_{setup}$$

$$t_{pd} \le T_c - (t_{pcq} + t_{setup})$$

Hold Time Constraint

- * Depends on the minimum delay from register R1 through the combinational logic to R2
- * The input to register R2 must be stable for at least t_{hold}







Xiaolin Xu

Hold Time Constraint


- * Depends on the minimum delay from register R1 through the combinational logic to R2
- * The input to register R2 must be stable for at least t_{hold}






Hold Time Constraint

- * Depends on the minimum delay from register R1 through the combinational logic to R2
- * The input to register R2 must be stable for at least t_{hold}



$$t_{\text{hold}} < t_{ccq} + t_{cd}$$
 $t_{cd} > t_{\text{hold}} - t_{ccq}$



Setup time constraint:

$$T_c \ge$$

$$f_c =$$

Timing Characteristics

$$t_{cca}$$
 = 30 ps

$$t_{pcq} = 50 \text{ ps}$$

$$t_{\text{setup}} = 60 \text{ ps}$$


$$t_{\text{hold}} = 70 \text{ ps}$$



$$t_{pd} = 35 \text{ ps}$$

$$t_{cd}$$
 = 25 ps

$$t_{\text{ccq}} + t_{cd} > t_{\text{hold}}$$
?



Setup time constraint:

$$T_c \ge (50 + 105 + 60) \text{ ps} = 215 \text{ ps}$$

$$f_c = 1/T_c = 4.65 \text{ GHz}$$

Timing Characteristics

$$t_{cca} = 30 \text{ ps}$$

$$t_{pcq} = 50 \text{ ps}$$

$$t_{\text{setup}} = 60 \text{ ps}$$

$$t_{\text{hold}} = 70 \text{ ps}$$

per gate


$$t_{pd} = 35 \text{ ps}$$

$$t_{cd}$$
 = 25 ps

$$t_{\text{ccq}} + t_{cd} > t_{\text{hold}}$$
?

$$(30 + 25) \text{ ps} > 70 \text{ ps}$$
? No!

Add buffers to the short paths:



Setup time constraint:

$$T_c \ge$$


$$f_c =$$

Timing Characteristics

$$t_{ccq} = 30 \text{ ps}$$
 $t_{pcq} = 50 \text{ ps}$
 $t_{setup} = 60 \text{ ps}$
 $t_{hold} = 70 \text{ ps}$
 $t_{pd} = 35 \text{ ps}$
 $t_{cd} = 25 \text{ ps}$

$$t_{\text{ccq}} + t_{cd} > t_{\text{hold}}$$
?

Add buffers to the short paths:



$$t_{pd}$$
 = 3 x 35 ps = 105 ps

$$t_{cd}$$
 = 2 x 25 ps = 50 ps

Setup time constraint:

$$T_c \ge (50 + 105 + 60) \text{ ps} = 215 \text{ ps}$$

$$f_c = 1/T_c = 4.65 \text{ GHz}$$

Timing Characteristics

$$t_{cca} = 30 \text{ ps}$$

$$t_{pca} = 50 \text{ ps}$$

$$t_{\text{setup}} = 60 \text{ ps}$$

$$t_{\text{hold}} = 70 \text{ ps}$$



$$t_{pd} = 35 \text{ ps}$$

$$t_{cd}$$
 = 25 ps

$$t_{\text{ccq}} + t_{cd} > t_{\text{hold}}$$
?

$$(30 + 50) \text{ ps} > 70 \text{ ps}$$
? Yes!