EECE 2322: Fundamentals of Digital Design and Computer Organization Lecture 7_2: MIPS ISA

Xiaolin Xu Department of ECE Northeastern University

Review: Instruction Formats

R-Type

op	op rs		rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

I-Type

op	rs	rt	imm
6 bits	5 bits	5 bits	16 bits

J-Type

op	addr
6 bits	26 bits

- * How to translate the following machine language?
 - * R, I, or J type?

0x2237FFF1

0x02F34022

- * Step 1: we need to know what type of instruction
 - * Interpret machine language

0x2237FFF1

0x02F34022

R-Type

op	op rs		rt rd		funct	
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	

I-Type

op	rs	rt	imm
6 bits	5 bits	5 bits	16 bits

J-Type

op	addr
6 bits	26 bits

- * Step 1: we need to know what type of instruction
 - * Interpret machine language
 - Determine the op first!

$$0x2237FFF1=$$
 ? $0x02F34022=$?

- * Step 1: we need to know what type of instruction
 - * Interpret machine language
 - Determine the op first!

$$0x2237FFF1=> op = 8 => ?$$

 $0x02F34022=> op = 0 => ?$


* Step 2: divide the machine language numbers accordingly

$$0x2237FFF1=> op = 8, rs = 17, rt = 23,$$

imm = ?

I-Type

op	rs	rt	imm
6 bits	5 bits	5 bits	16 bits




* Step 2: divide the machine language numbers accordingly

$$0x2237FFF1=> op = 8, rs = 17, rt = 23,$$

 $imm = -15$

$$0x2237FFF1=> op = 8 => addi $s7, $s1, -15$$




* Step 2: divide the machine language numbers accordingly

EECE7390

$$0x02F34022=> op = 0 => funct = 34 (sub),$$

rs = 23, rt = 19, rd = 8, shamt = 0


R-Type



* Step 2: divide the machine language numbers accordingly

$$0x02F34022=> op = 0 => funct = 34 (sub),$$

rs = 23, rt = 19, rd = 8, shamt = 0



Power of the Stored Program

- In MIPS, any software program can be represented as
 - 32-bit instructions & data stored in memory
- Sequence of instructions: the only difference between two applications
- Easy to reconfigure




Power of the Stored Program

- To run a new program:
 - No rewiring required -> General purpose computing!
 - Simply store new program in memory
- Program Execution:
 - Processor fetches (reads) instructions from memory in sequence
 - Processor performs the specified operation

The Stored Program

AS	ssembl	Machine Code		
lw	\$t2,	32(\$0)		0x8C0A0020
add	\$s0,	\$s1,	\$s2	0x02328020
addi	\$t0,	\$s3,	-12	0x2268FFF4
sub	\$t0,	\$t3,	\$t5	0x016D4022

Stored Program



Program Counter (PC):

keeps track of current instruction

Main Memory 13

Programming

- High-level languages:
 - e.g., C, Java, Python
 - Written at higher level of abstraction
- Common high-level software constructs:
 - if/else statements
 - for loops
 - while loops
 - arrays
 - function calls

Logical Instructions

• and, or, xor, nor

- and: useful for masking bits
 - Masking all but the least significant byte of a value: 0xF234012F AND 0x000000FF = 0x0000002F
- or: useful for combining bit fields
 - Combine 0xF2340000 with 0x000012BC: 0xF2340000 OR 0x000012BC = 0xF23412BC

Recall that MIPS has \$0 with all-0 inside

- nor: useful for inverting bits:
 - A NOR \$0 = NOT A
 - Thus, MIPS does not provide a NOT instruction

Logical Instructions


- andi, ori, xori
 - 16-bit immediate is zero-extended (not sign-extended)
 - nori not provided by MIPS, why?

Source Registers

\$s1	1111	1111	1111	1111	0000	0000	0000	0000
\$ s2	0100	0110	1010	0001	1111	0000	1011	0111

Assembly Code

and \$s3, \$s1, \$s2 or \$s4, \$s1, \$s2 xor \$s5, \$s1, \$s2 nor \$s6, \$s1, \$s2



Source Registers


\$ s1	1111	1111	1111	1111	0000	0000	0000	0000
\$s2	0100	0110	1010	0001	1111	0000	1011	0111

Assembly Code

and	\$s3,	\$s1,	\$s2
or	\$s4,	\$s1,	\$s2
xor	\$s5,	\$s1,	\$s2
nor	\$s6,	\$s1,	\$s2


\$ s3	0100	0110	1010	0001	0000	0000	0000	0000
\$ s4	1111	1111	1111	1111	1111	0000	1011	0111
\$ s5	1011	1001	0101	1110	1111	0000	1011	0111
\$ s6	0000	0000	0000	0000	0000	1111	0100	1000

Source Values




Assembly Code

andi	\$s2,	\$s1,	0xFA34	\$s2
ori	\$s3,	\$s1,	0xFA34	\$s 3
xori	\$s4,	\$s1,	0xFA34	\$ s4



Source Values



Assembly Code

andi	\$s2,	\$s1,	0xFA34	\$s2	0000	0000	0000	0000	0000	0000	0011	0100
ori	\$s3,	\$s1,	0xFA34	\$ s3	0000	0000	0000	0000	1111	1010	1111	1111
xori	\$s4,	\$s1,	0xFA34	\$s4	0000	0000	0000	0000	1111	1010	1100	1011

Shift Instructions

- sll: shift left logical
 - Example: sll \$t0, \$t1, 5 # \$t0 <= \$t1 << 5</pre>
- srl: shift right logical
 - Example: srl \$t0, \$t1, 5 # \$t0 <= \$t1 >> 5
- sra: shift right arithmetic
 - Example: sra \$t0, \$t1, 5 # \$t0 <= \$t1 >>> 5

Assembly Code

Field Values


funct


0

2

3

6 bits






Assembly Code

Field Values

sll	\$t0,	\$s1,	2
srl	\$s2,	\$s1,	2
sra	\$s3,	\$s1,	2

ор	rs	rt	rd	shamt	funct
0	0	17	8	2	0
0	0	17	18	2	2
0	0	17	19	2	3
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits



Assembly Code

Field Values

shamt

funct


0

3

6 bits

			υρ	13	11	IU	Snami
sll \$t0,	\$s1,	2	0	0	17	8	2
srl \$s2,	\$s1,	2	0	0	17	18	2
sra \$s3,	\$s1,	2	0	0	17	19	2
			6 bits	5 bits	5 bits	5 bits	5 bits

ор	rs	rt	rd	shamt	funct	
000000	00000	10001	01000	00010	000000	(0x00114080)
000000	00000	10001	10010	00010	000010	(0x00119082)
000000	00000	10001	10011	00010	000011	(0x00119883)
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	



Source Values

\$s1 1111 0011 0000 0000 0000 0010 1010 1000	\$s1	1111	0011	0000	0000	0000	0010	1010	1000
--	------	------	------	------	------	------	------	------	------

shamt


00100

Assembly Code

sll	\$t0,	\$s1,	4	\$t0	0011	0000	0000	0000	0010	1010	1000	0000
srl	\$s2,	\$s1,	4	\$s2	0000	1111	0011	0000	0000	0000	0010	1010
sra	\$s3,	\$s1,	4	\$s3	1111	1111	0011	0000	0000	0000	0010	1010

Variable Shift Instructions

- sllv: shift left logical variable
 - Example: sllv \$t0, \$t1, \$t2 # \$t0 <= \$t1 << \$t2</pre>
- srlv: shift right logical variable
 - Example: srlv \$t0, \$t1, \$t2 # \$t0 <= \$t1 >> \$t2
- srav: shift right arithmetic variable
 - Example: srav \$t0, \$t1, \$t2 # \$t0 <= \$t1 >>> \$t2



Machine Code

5 bits

ор	rs	rt	rd	shamt	funct	(S
000000	10010	10001	10011	00000	000100	(0x02519804)
000000	10010	10001	10100	00000	000110	(0x0251A006)
000000	10010	10001	10101	00000	000111	(0x0251A807)
						8

5 bits

5 bits

6 bits

EECE7390

6 bits

5 bits

Jaolin Xu

shamt not used here!

As	semb	ly Coo	le			Field \	Values		
				ор	rs	rt	rd	shamt	funct
sllv	\$83,	\$s1,	\$s2	0	18	17	19	0	4
srlv	\$84,	\$s1,	\$s2	0	18	17	20	0	6
srav	\$85,	\$s1,	\$82	0	18	17	21	0	7
				6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

Machine Code


ор	rs	rt	rd	shamt	funct	(S
000000	10010	10001	10011	00000	000100	(0x02519804)
000000	10010	10001	10100	00000	000110	(0x0251A006)
000000	10010	10001	10101	00000	000111	(0x0251A807)
						8

5 bits

EECE7390

6 bits

liaolin Xu



Source Values

\$s1	1111	0011	0000	0100	0000	0010	1010	1000
\$s2	0000	0000	0000	0000	0000	0000	0000	1000

Assembly Code

sllv \$s3, \$s1, \$s2 srlv \$s4, \$s1, \$s2 srav \$s5, \$s1, \$s2

\$s3	0000	0100	0000	0010	1010	1000	0000	0000
\$s4	0000	0000	1111	0011	0000	0100	0000	0010
\$s5	1111	1111	1111	0011	0000	0100	0000	0010