


datapath:dp mux2:resmux d0[31..0] readdata[31.0] d1[31.0] y[31.0] memtoreg aluout[31..0] regfile:rf clk 25:21 20:16 ra1[4.0] ra2[4.0] rd1[31..0] ALU:alu wa3[4..0] rd2[31..0] wd3[31..0] A[31.0] Y[31..0] regwrite B[31.0] zero we3 zero alucontrol[2..0] F[2.0] writedata[31..0 mux2:wrmux instr[31..0] _20:16 d0[4.0] 15:11 d1[4.0] regdst y[4..0] mux2:srcbmux signext:se d0[31.0] 154015..0] d1[31.0] y[31..0] y[31..0] alusro pcsrc jump mux2:pcbrmux d0[31.0] mux2:pcmux adder:pcadd1 flopr:pcreg d1[31..0] y[31..0] y[31.0] d0[31.0] a[31.0] clk 32'h4 b[31..0] pc[31.0] d[31.0] d1[31.0] y[31.0] q[31.0] adder:pcadd2 reset sl2:immsh a[31..0] y[31..0] b[31.0] a[31.0] y[31.0] reset



controller:c aludec:ad alucontrol[2..0] aluop[1..0] alucontrol[2..0] funct[5..0] funct[5..0] maindec:md aluop[1..0] alusrc alusrc branch op[5..0] jump op[5..0] jump memtoreg memtoreg memwrite memwrite regdst regdst regwrite regwrite pcsrc pcsrc zero

