


mips:mips datapath:dp aluout[31..0] alucontrol[2..0] controller:c alusro clk clk alucontrol[2..0] instr[31..0] instr[31..0] alusrc jump aluout[31..0] jump pc[31..0] memtoreg 5:0 funct[5..0] memtoreg memwrite 31:26 writedata[31..0] op[5..0] memwrite pcsrc readdata[31..0] readdata[31..0] slt result zero pcsrc regdst regdst zero regwrite regwrite reset reset swap swap uns uns pc[31..0] writedata[31..0]



controller:c

