



Polytech Nice Sophia

PARM


Ludovic Clolot
Dorian Renier
Mohamed Amine Youssef
Mohamed Rayene Romdhane

Architecture







Opcode_Decoder




identification de
l'instruction demandée




Shift, Add, Sub, Mov




Calcul des flags





Détermination de l'Opcode




Traitement des adresses et immédiats




Data Processing





Load / Store







Flag ASRP





Conditional







SP_Address



Instruction	New_Stack_Pointer
Enable	Write_Enable
Stack_Pointer	


SP_Address


Stack_Pointer



Instruction










Note: for ROR, C = N

Note 2: assume that shift = 0 for LSL and LSR




Banc De Registres





CPU

Assembleur





DEMO