

البواية التعليمية الإلكار ونية لجامعة الإسراء ٢١١

Clear my enates

What is the maximum number of bits that can be specified for each instruction farmat?

- 3 o. 20 for 1, 28 for J
- C b. 28 for 1, 28 for J
- O. c. 16 for 1, 28 for J
- O. d. 16 for L 26 for J


74


The MIPS instruction for 15 is:


Neme


Format

















outer Design and Organizati

My courses Computer Design and Organization Quizzes & Ex


متحان النهائي لمادة تصميم وتنظيم الحاسوب (50 Marks) - Second Semester 2020/2021


The fastest data access is provided using


Selectione:


- a. Registers
- O b SRAM's
- O. C. DRAM'S
- d Caches

a 37 bit coorest generates an address space of _____ tocations.









od. 2 bytes

estion 17

arked out of

Question 18

Marked out of

Notyet answered

Filag

yet swered

Flag uestion Clear my choice

When we want to load a register with 32 bits value, the assembler actually needs to perform two MIPS instructions. The first of these two instructions is lui (load upper immediate), which takes the upper 16 bits provided and stores them as the upper 16 bits of the register. What is the other command?


- a, ori
- o b. and
- o c. addi
- O d. add

Clear my choice

The instruction used to cause unconditional jump is _____

Selectione:

- o bne
 - b. jaddress



Home My courses Computer Design and Organization Quizzes & Exams Final Exam - Second Semester

Question 21

Not yet answered

Marked out of

F Flag question Which method of representation has one representation for '0'?

Select one:

- a. Sign Magnitude
- b. 2's complement
- o c. l's complement
- O d. None of the mentioned

Clear my choice



Question 22

Not yet answered

Marked out of

Let's say we have an Array with 64 integer elements. The address of the first element in the array is stored following moves the data from Array[60] into the register \$t1?

lw Stl, 60(\$t0)

ion 19 et ered

lag estion Assume the values stored in registers \$s0 is zero and the value stored in \$s1 is 19, what would be stored in \$s0 and \$s1 after the execution of the following instruction?

addi \$s0, \$s1, 11

- 0 11110 in \$s0 and 11110 in \$s1
- 0 in \$50 and 10011 in \$51
- 0 10011 in \$50 and 10011 in \$51
- 11110 in \$s0 and 10011 in \$s1

Clear my choice


Not yet unswered Marked out of

The lastest data access is provided using _____

Select one:

a. Registers

b DRAM's



Clear my choice

9's complement of 23456 is _____

- O a. 54321
- O b. 12345
- o c. 87654
- d. 76543

Clear my choice

W

The instruction that reads data from a register and transfers data into memory is:

a. store














o sw 60(\$t0), \$t1

Clear my choice

Question 23

Not yet answered

Marked out of

P Flag question Which of the following instructions performs the instruction move \$11, \$12?

- o a. add \$t1, \$t2, \$t1
- b. add \$t2, \$zero, \$t1
- c. add \$t1, \$zero, \$t2
- o d. lui \$t1, 0


Clear my choice

Question 24

Not yet

A 32 bit address generates an address space of _____ locations.

Select one:



Question 1

Answer saved

Marked out of 2

P Flag
question

日

3

Which representation is most efficient to perform arithmetic operations on signed numbers in MIPS architecture?

Select one:

- O a. Sign-magnitude
- o b. I's complement
- o c. None of the mentioned
- d. 2's complement

Clear my choice


Answer saved
Marked out of

Remove

The product of 1101 & 1011 is _____

Select one:

- a. 10001001
- o b. 11101110
- c. 1000111
- o d. 10101111



Question 8

Answer saved

Marked out of

F Flag question

(a)

3

Which of the following instructions is a J-format instruction?

- a. jal
- O b. bne
- O c. sit
- o d. addi

Clear my choice

Question 9

Answer saved

Marked out of

P Flag

- o a. 40
- O b. 10
- c. 20
- O d. 80

Clear my choice

Openion 10

In IEEE754 format, the sign bit is followed by string of digits called as _____

If a system is 64 bit machine, then the length of each word will be _____

البوابة التعليمية الإلكترونية لجامعة الإسراء ISRA iLearn

Question 16 Answer saved Marked out of

F Flag question

Select one:

- a. 8 bytes
- b. 4 bytes
- o c. 16 bytes
- Od. 2 bytes

Clear my choice

Question 17 Answer saved Marked out of

Flag

When we want to load a register with 32 bits value, the assembler actually needs to perform two MIPS instructions. I these two instructions is lui (load upper immediate), which takes the upper 16 bits provided and stores them as the bits of the register. What is the other command?

o a ori



C













0



Question 13 Answer saved Marked out of P Flag question Question 14 Answer saved Marked out of F Flag question

8

3

In IEEE754 format, the size of the mantissa (fractional part) is . Select one: a. 23 bit o b. 8 bit o c. 32 bit O d. 64 bit Clear my choice Which of the following instruction-format pairings is incorrect? a. addi- I-format O b. j - J-format

- c. lw-R-format
- d. slt- R-format

- o c. lw- R-format
- O d. slt- R-format

Clear my choice

Answer saved

Marked out of 2

Remove

flag

B

Which of the following is not an I-type instruction?

Select one:

- a. sll \$t1, \$t2, 3
- O b. slti \$t1, \$t2, 5
- c. addi \$t1, \$t2, 3
- O d. bne \$t1, \$t0, Label

Clear my choice

Previous page

question

Assume the values stored in registers \$50 is zero and the value stored in \$51 is 19, what would be stored in \$50 and \$51 after the execution of the following instruction?

addi \$50, \$51, 11

- 0 11110 in \$50 and 11110 in \$51
- 0 in \$50 and 10011 in \$51
- 0 10011 in \$s0 and 10011 in \$s1
- IIII0 in \$s0 and 10011 in \$s1


Clear my choice

Answer saved
Marked out of 2
Frequency

duestion

The fastest data access is provided using _____

Select one:



- 6 b DRAM's
- C. C. SRAM'S
- d Coches

Answer saved

Marked out of 2

F Flag
question

Which of the following instructions performs the instruction move \$11, \$12?

- o a. add \$t1, \$t2, \$t1
- b. add \$t2, \$zero, \$t1
- c. add \$t1, \$zero, \$t2
- O d. lui \$t1, 0

Clear my choice

Answer saved

Marked out of 2

question

A 32 bit address generates an address space of _____locations.

Select one:

- 0 1024
- 0 16,777,216
- 4 gibibytes
- 2048
- 248

Question 17
Answer saved
Marked out of 2
F Flag

question

When we want to load a register with 32 bits value, the assembler actually needs to perform two MIPS instructions. The first of these two instructions is **lui** (load upper immediate), which takes the upper 16 bits provided and stores them as the upper 16 bits of the register. What is the other command?

- a. ori
- O b. and
- O c. addi
- Od. add

Clear my choice

Answer saved
Marked out of 2
Flag

The instruction used to cause unconditional jump is _____

Select one:

- O a bne
- b. j address
- O c. move address
- d beq

Question 21
Answer saved

Marked out of

P Flag question Which method of representation has one representation for '0'?

Select one:

- O a. Sign Magnitude
- b. 2's complement
- o c. l's complement
- o d. None of the mentioned

Clear my choice

Answer saved
Marked out of 2

e Flag

Let's say we have an Array with 64 integer elements. The address of the first element in the array is stored in \$10. Which of the following moves the data from Array [60] into the register \$11?

- Iw St1, 60(\$t0)
- 0 lw 60(\$t0), \$t1
- sw \$t1, 60(\$t0)
- sw 60(\$t0), \$t1
 - Clear my choice

0 248 Clear my choice Question 25 How many bytes does the (MIPS -32) word take up? Answer saved a. 8 bytes Marked out of b. 4 bytes * Remove flag o c. 16 bytes Od. 1 byte Clear my choice

Previous page

Previous activity

■ Assignment2 (Deadline for submission)














Not yet answered

Marked out of 1



Using 5 bits excess notation, how many possible combinations can you get?

- a. 16 possible combinations
- b. 32 possible combinations
- o c. 5 possible combinations
- d. 25 possible combinations

Previous page

Next page

Previous activity

◆ Assignment1 (Deadline for submission 4/4/2021)

What is the purpose of address bus?

Select one:

- a. to select a specified chip
- b. to select a location within the memory
- c. to provide data to and from the chip
- O d. to select a read/write cycle

Clear my choice

As soon as the first activity of an instruction is done you move it to the second activity and start the first activity of a new instruction. This is called

- a. Performance
- o b. Parallelism
- o. Pipelining
- od. All of the mentioned

Clear my choice


Which of the following statements are true for von Neumann architecture?


Select one:

- O a communication among components is handled by an external bus
- O b. communication among components is handled by a high-speed bus
- C a communication among components is handled by a separate bus
- d communication among components is handled by a shared system bus

The binary coded decimal BCD representation of 356 using 4 bits for each digit is 0011 0101 0110

Select one:





Which of the following statements are true for von Neumann architecture?











Using 10's complement subtraction, the final result of the following subtraction is:

8

2

?

a. 6

O b. 8

O c. 16

O d. 3

As soon as the first activity of an instruction is done you move it to the second activity and start the first activity of a new instruction. This is called


- a. Performance
- O b. Parallelism
- c. Pipelining
- O d. All of the mentioned

Which of the following statement is true?

- a. Magnetic tapes offer less capacity, more access time
- b. Magnetic tapes offer large capacity and short access time
- c. Registers are fast, inexpensive, and offer large amount of capacity
- d. Registers are fast, small, and expensive

Which of the following statements are true for von Neumann architecture?

البوابة التعليمية الإلكترونية لجام O c. slt O d. addi Clear my choice If a system is 64 bit machine, then the length of each word Select one: a. 2 bytes O b. 4 bytes c. 16 bytes d. B bytes



- c. Accumulator
- Od. Cache

Clear my choice

Which of the following is **not** an I-type instruction?

Select one:

- a. sll \$t1, \$t2, 3
- ob. slti \$t1, \$t2, 5
- oc. bne \$t1, \$t0, Label
- O d. addi \$t1, \$t2, 3

Clear my choice

If a system is 64 bit machine, then the length of each word will be _____

Select one:

a. 16 bytes

البوابة التطيمية الإلكترونية لجامعة الإسرا

O d. xor

Clear my choice

Which of the following instructionformat pairings is incorrect?


- a. lw- R-format
- O b. j J-format
- O c. slt- R-format
- O d. addi- I-format

Clear my choice

The complement of 58 equals to 2

Select one:

- O True
- False



C. SIT

O d. addi

Clear my choice

If a system is 64 bit machine, then the length of


Select one:


- o a. 2 bytes
- Ob. 4 bytes
- O c. 16 bytes
- d. 8 bytes


Clear my choice


Specify the destination register in the instruction: beq \$t6, \$t7, 24


(a. \$t8











outer Design and Organizati

My courses Computer Design and Organization Quizzes & Ex

متحان النهائي لمادة تصميم وتنظيم الحاسوب (50 Marks) - Second Semester 2020/2021

The fastest data access is provided using

Selectione:

- a. Registers
 - O b SRAM's
 - O. C. DRAM'S
 - d Caches
 - Charactery decreases

a 37 bit coorest generates an address space of _____ tocations.

