

4.47

A

```
1 void bubble_ptr(long *data, long count)
2 {
3     for (long *last = data + count - 1; last > data; last--)
4     {
5         for (long *first = data; first < last; first++)
6         {
7             if (first[1] < *first)
8             {
9                 long t = first[1];
10                first[1] = *first;
11                *first = t;
12            }
13        }
14    }
15 }
```

B

```
1 bubble_ptr:
2     pushq %rbp
3     ;%rdi:data
4     ;%rsi:count
5     irmovq $1,%rax
6     subq %rax,%rsi;count-1
7     addq %rsi,%rsi;2(count-1)
8     addq %rsi,%rsi;4(count-1)
9     addq %rsi,%rsi;8(count-1)
10    rrmovq %rdi,%rax
11    addq %rax,%rsi;%rsi=last
12    irmovq $8,%rcx
13    jmp .L10
14 .L11:
15     addq %rcx,%rax
16 .L13:
17     rrmovq %rsi,%rdx
18     subq %rax,%rdx
19     jle .L15
20     mrmovq 8(%rax),%rdx;%rdx=first[1]
21     mrmovq (%rax),%r8;%r8=*first
22     rrmovq %rdx,%r9
23     subq %r8,%r9
24     jge .L11
25     rmmovq %r8,8(%rax)
26     rmmovq %rdx,(%rax)
27     jmp .L11
28 .L15:
29     subq %rcx,%rsi;last--
```

```
30 .L10:
31     rrmovq %rsi,%rdx
32     subq   %rdi, %rdx
33     jle .L16
34     rrmovq %rdi, %rax;%rax=first
35     jmp .L13
36 .L16:
37     ret
```

4.51

iaddq

	iaddq V,rB
Fetch	$icode : ifun \leftarrow M_1[PC]$
..	$rA : rB \leftarrow M_1[PC + 1]$
..	$valC \leftarrow M_8[PC + 2]$
..	$valP \leftarrow PC + 10$
Decode	$valB \leftarrow R[rB]$
..	
Execute	$valE \leftarrow valB + valC$
..	
Memory	
WriteBack	$R[rB] \leftarrow valE$
..	
PC	$PC \leftarrow valP$

4.55

```
1  /* $begin pipe-all-hcl */
2  #####
3  #    HCL Description of Control for Pipelined Y86 Processor      #
4  #    Copyright (C) Randal E. Bryant, David R. O'Hallaron, 2002  #
5  #####
6
7  ## Your task is to modify the design so that conditional branches are
8  ## predicted as being not-taken. The code here is nearly identical
9  ## to that for the normal pipeline.
10 ## Comments starting with keyword "BNT" have been added at places
11 ## relevant to the exercise.
12
13 #####
14 #    C Include's. Don't alter these                                #
15 #####
```

```

16
17 quote '#include <stdio.h>'
18 quote '#include "isa.h"'
19 quote '#include "pipeline.h"'
20 quote '#include "stages.h"'
21 quote '#include "sim.h"'
22 quote 'int sim_main(int argc, char *argv[]);'
23 quote 'int main(int argc, char *argv[]){return sim_main(argc,argv);}'
24
25 #####
26 #   Declarations.  Do not change/remove/delete any of these   #
27 #####
28
29 ##### Symbolic representation of Y86 Instruction Codes #####
30 intsig INOP      'I_NOP'
31 intsig IHALT     'I_HALT'
32 intsig IRRMOVL   'I_RRMOVL'
33 intsig IIRMOVL   'I_IRMOVL'
34 intsig IRMMOVL   'I_RMMOVL'
35 intsig IMRMOVL   'I_MRMOVL'
36 intsig IOPL      'I_ALU'
37 intsig IJXX      'I_JMP'
38 intsig ICALL     'I_CALL'
39 intsig IRET      'I_RET'
40 intsig IPUSHL    'I_PUSHL'
41 intsig IPOPL     'I_POPL'
42
43 ##### Symbolic representation of Y86 Registers referenced explicitly #####
44 intsig RESP      'REG_ESP'      # Stack Pointer
45 intsig RNONE     'REG_NONE'     # Special value indicating "no register"
46
47 ##### ALU Functions referenced explicitly #####
48 intsig ALUADD     'A_ADD'        # ALU should add its arguments
49 ## BNT: For modified branch prediction, need to distinguish
50 ## conditional vs. unconditional branches
51 ##### Jump conditions referenced explicitly
52 intsig JUNCOND    'J_YES'        # Code for unconditional jump instruction
53
54 ##### Signals that can be referenced by control logic #####
55
56 ##### Pipeline Register F #####
57
58 intsig F_predPC   'pc_curr->pc'  # Predicted value of PC
59
60 ##### Intermediate Values in Fetch Stage #####
61
62 intsig f_icode     'if_id_next->icode' # Fetched instruction code
63 intsig f_ifun      'if_id_next->ifun'  # Fetched instruction function
64 intsig f_valC      'if_id_next->valC'   # Constant data of fetched
instruction
65 intsig f_valP      'if_id_next->valP'   # Address of following instruction
66
67 ##### Pipeline Register D #####
68 intsig D_icode     'if_id_curr->icode' # Instruction code
69 intsig D_rA        'if_id_curr->ra'    # rA field from instruction
70 intsig D_rB        'if_id_curr->rb'    # rB field from instruction
71 intsig D_valP      'if_id_curr->valP'  # Incremented PC
72

```

```

73 ##### Intermediate Values in Decode Stage #####
74
75 intsig d_srcA 'id_ex_next->srca' # srcA from decoded instruction
76 intsig d_srcB 'id_ex_next->srcb' # srcB from decoded instruction
77 intsig d_rvalA 'd_regvala' # valA read from register file
78 intsig d_rvalB 'd_regvalb' # valB read from register file
79
80 ##### Pipeline Register E #####
81 intsig E_icode 'id_ex_curr->icode' # Instruction code
82 intsig E_ifun 'id_ex_curr->ifun' # Instruction function
83 intsig E_valC 'id_ex_curr->valc' # Constant data
84 intsig E_srcA 'id_ex_curr->srca' # Source A register ID
85 intsig E_valA 'id_ex_curr->vala' # Source A value
86 intsig E_srcB 'id_ex_curr->srcb' # Source B register ID
87 intsig E_valB 'id_ex_curr->valb' # Source B value
88 intsig E_dstE 'id_ex_curr->deste' # Destination E register ID
89 intsig E_dstM 'id_ex_curr->destm' # Destination M register ID
90
91 ##### Intermediate Values in Execute Stage #####
92 intsig e_valE 'ex_mem_next->vale' # valE generated by ALU
93 boolsig e_Bch 'ex_mem_next->takebranch' # Am I about to branch?
94
95 ##### Pipeline Register M #####
96 intsig M_icode 'ex_mem_curr->icode' # Instruction code
97 intsig M_ifun 'ex_mem_curr->ifun' # Instruction function
98 intsig M_valA 'ex_mem_curr->vala' # Source A value
99 intsig M_dstE 'ex_mem_curr->deste' # Destination E register ID
100 intsig M_valE 'ex_mem_curr->vale' # ALU E value
101 intsig M_dstM 'ex_mem_curr->destm' # Destination M register ID
102 boolsig M_Bch 'ex_mem_curr->takebranch' # Branch Taken flag
103
104 ##### Intermediate Values in Memory Stage #####
105 intsig m_valM 'mem_wb_next->valm' # valM generated by memory
106
107 ##### Pipeline Register W #####
108 intsig W_icode 'mem_wb_curr->icode' # Instruction code
109 intsig W_dstE 'mem_wb_curr->deste' # Destination E register ID
110 intsig W_valE 'mem_wb_curr->vale' # ALU E value
111 intsig W_dstM 'mem_wb_curr->destm' # Destination M register ID
112 intsig W_valM 'mem_wb_curr->valm' # Memory M value
113
114 #####
115 # Control signal Definitions. #
116 #####
117
118 ##### Fetch Stage #####
119
120 ## what address should instruction be fetched at
121 int f_pc = [
122     # Mispredicted branch. Fetch at incremented PC
123
124     #Modified:When command is jxx(not jmp), if mispredicted branch chosen
    jump to valA
125     M_icode == IJXX && E_ifun != UNCOND && M_Bch : M_valA;
126
127     # Completion of RET instruction.
128     W_icode == IRET : W_valM;
129     # Default: Use predicted value of PC

```

```

130     1 : F_predPC;
131 ];
132
133 # Does fetched instruction require a regid byte?
134 bool need_regids =
135     f_icode in { IRRMOVL, IOPL, IPUSHL, IPOPL,
136                IIRMOVL, IRMMOVL, IMRMOVL };
137
138 # Does fetched instruction require a constant word?
139 bool need_valC =
140     f_icode in { IIRMOVL, IRMMOVL, IMRMOVL, IJXX, ICALL };
141
142 bool instr_valid = f_icode in
143     { INOP, IHALT, IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL,
144       IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL };
145
146 # Predict next value of PC
147 int new_F_predPC = [
148     # BNT: This is where you'll change the branch prediction rule
149
150     #Added:when command is jxx(not jmp), firstly do not jump
151     M_icode == IJXX && E_ifun != UNCOND:f_valP
152
153     f_icode in { IJXX, ICALL } : f_valC;
154     1 : f_valP;
155 ];
156
157
158 ##### Decode Stage #####
159
160
161 ## what register should be used as the A source?
162 int new_E_srcA = [
163     D_icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : D_rA;
164     D_icode in { IPOPL, IRET } : RESP;
165     1 : RNONE; # Don't need register
166 ];
167
168 ## what register should be used as the B source?
169 int new_E_srcB = [
170     D_icode in { IOPL, IRMMOVL, IMRMOVL } : D_rB;
171     D_icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
172     1 : RNONE; # Don't need register
173 ];
174
175 ## what register should be used as the E destination?
176 int new_E_dstE = [
177     D_icode in { IRRMOVL, IIRMOVL, IOPL } : D_rB;
178     D_icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
179     1 : RNONE; # Don't need register
180 ];
181
182 ## what register should be used as the M destination?
183 int new_E_dstM = [
184     D_icode in { IMRMOVL, IPOPL } : D_rA;
185     1 : RNONE; # Don't need register
186 ];
187

```

```

188 ## What should be the A value?
189 ## Forward into decode stage for valA
190 int new_E_valA = [
191
192     D_icode == IJXX && E_ifun != UNCOND:E_valC;
193     D_icode in { ICALL, IJXX } : D_valP; # Use incremented PC
194     d_srcA == E_dstE : e_valE;      # Forward valE from execute
195     d_srcA == M_dstM : m_valM;      # Forward valM from memory
196     d_srcA == M_dstE : M_valE;      # Forward valE from memory
197     d_srcA == W_dstM : W_valM;      # Forward valM from write back
198     d_srcA == W_dstE : W_valE;      # Forward valE from write back
199     1 : d_rvalA; # Use value read from register file
200 ];
201
202 int new_E_valB = [
203     d_srcB == E_dstE : e_valE;      # Forward valE from execute
204     d_srcB == M_dstM : m_valM;      # Forward valM from memory
205     d_srcB == M_dstE : M_valE;      # Forward valE from memory
206     d_srcB == W_dstM : W_valM;      # Forward valM from write back
207     d_srcB == W_dstE : W_valE;      # Forward valE from write back
208     1 : d_rvalB; # Use value read from register file
209 ];
210
211 ##### Execute Stage #####
212
213 # BNT: When some branches are predicted as not-taken, you need some
214 # way to get valC into pipeline register M, so that
215 # you can correct for a mispredicted branch.
216
217 ## Select input A to ALU
218 int aluA = [
219     E_icode in { IRRMOVL, IOPL } : E_valA;
220     E_icode in { IIRMOVL, IRMMOVL, IMRMOVL } : E_valC;
221     E_icode in { ICALL, IPUSHL } : -4;
222     E_icode in { IRET, IPOPL } : 4;
223     # Other instructions don't need ALU
224 ];
225
226 ## Select input B to ALU
227 int aluB = [
228     E_icode in { IRMMOVL, IMRMOVL, IOPL, ICALL,
229                 IPUSHL, IRET, IPOPL } : E_valB;
230     E_icode in { IRRMOVL, IIRMOVL } : 0;
231     # Other instructions don't need ALU
232 ];
233
234 ## Set the ALU function
235 int alufun = [
236     E_icode == IOPL : E_ifun;
237     1 : ALUADD;
238 ];
239
240 ## Should the condition codes be updated?
241 bool set_cc = E_icode == IOPL;
242
243
244 ##### Memory Stage #####
245

```

```

246 ## Select memory address
247 int mem_addr = [
248     M_icode in { IRMMOVL, IPUSHL, ICALL, IMRMOVL } : M_valE;
249     M_icode in { IPOPL, IRET } : M_valA;
250     # Other instructions don't need address
251 ];
252
253 ## Set read control signal
254 bool mem_read = M_icode in { IMRMOVL, IPOPL, IRET };
255
256 ## Set write control signal
257 bool mem_write = M_icode in { IRMMOVL, IPUSHL, ICALL };
258
259
260 ##### Pipeline Register Control #####
261
262 # Should I stall or inject a bubble into Pipeline Register F?
263 # At most one of these can be true.
264 bool F_bubble = 0;
265 bool F_stall =
266     # Conditions for a load/use hazard
267     E_icode in { IMRMOVL, IPOPL } &&
268     E_dstM in { d_srcA, d_srcB } ||
269     # Stalling at fetch while ret passes through pipeline
270     IRET in { D_icode, E_icode, M_icode };
271
272 # Should I stall or inject a bubble into Pipeline Register D?
273 # At most one of these can be true.
274 bool D_stall =
275     # Conditions for a load/use hazard
276     E_icode in { IMRMOVL, IPOPL } &&
277     E_dstM in { d_srcA, d_srcB };
278
279 bool D_bubble =
280     # Mispredicted branch
281
282     (E_icode == IJXX && E_ifun != UNCOND && e_Bch) ||
283     # Stalling at fetch while ret passes through pipeline
284     # but not condition for a load/use hazard
285     !(E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB }) &&
286     IRET in { D_icode, E_icode, M_icode };
287
288 # Should I stall or inject a bubble into Pipeline Register E?
289 # At most one of these can be true.
290 bool E_stall = 0;
291 bool E_bubble =
292     # Mispredicted branch
293
294     (E_icode == IJXX && E_ifun != UNCOND && e_Bch) ||
295     # Conditions for a load/use hazard
296     E_icode in { IMRMOVL, IPOPL } &&
297     E_dstM in { d_srcA, d_srcB };
298
299 # Should I stall or inject a bubble into Pipeline Register M?
300 # At most one of these can be true.
301 bool M_stall = 0;
302 bool M_bubble = 0;
303 /* $end pipe-all-hcl */

```

4.59

4.47的效果更佳。因为4.47拥有更短的指令长度，因此在尽管存在分支，可能出现预测错误，但是却因为代码长度更短，指令数更少而速度优于其它两者。