


Analogue Integrated Circuits Report


Lab 5



We were asked to measure the DC output of V_x and V_{out} when V_{in1} and V_{in2} were both equal to 1.2V, ie common mode. All transistor $\frac{W}{L} = \frac{10}{0.18}$. Therefore M_3 and M_4 are identical as they are both PMOS transistors, M_1 and M_2 are both identical NMOS transistors. Therefore at common mode the current going down the left hand branch of our circuit is equal to the current travelling down the right hand branch. This circuit is called a current mirror. The proof of this is in the hand calculations.

a.

We then ran a DC simulation for V_{in1} values from 0-1.8V but kept V_{in2} stable at 1.2V and we see that the circuit we have returns a V_{out} and V_x that are equal when our V_{in1} and V_{in2} values are both equal. This is what we expected knowing what we know about common mode circuits and seeing that the currents through M_1 and M_2 are equal since V_{GS1} and V_{GS2} are equal and since $V_{DS3} = V_{DS4}$ we also have the same current through M_3 and M_4 , since λ is the same for all the transistors so r_{o1} and r_{o2} are equal as are r_{o3} and r_{o4} . The value at both nodes is 1.00327V.




Vx is Red

Vout is Green

b.

We were then asked to find the small signal voltage gains $V_{out}/(V_{in1} - V_{in2})$ and $V_X/(V_{in1} - V_{in2})$. To do this we set the AC magnitude of V_{in1} equal to 0.5 and the AC magnitude of V_{in2} equal to -0.5. Then when we run the simulation their combined AC magnitude will be 1 but they will be subtracted from each other as we want.



We see that the voltage gain at **Vout (22.25dB)** is much greater than that of **Vx (-11.75dB)**. This is explained in the hand calculations where we get the equivalent resistances seen at each node. At Vout we have the equivalent impedance is $r_{0N} || r_{0P}$ whereas at Vx the diode tied transistor M3 has an equivalent resistance of $\frac{1}{g_{m3}}$ which when placed in parallel with our r_{0N} resistance from M1 is approximately equal to $\frac{1}{g_{m3}}$ which is much less than that at Vout. That is why its gain is much smaller.

C.

NMOS current equation.

$$I_{D(sat)} = \frac{\mu_n \cdot C_{ox}}{2} \cdot \frac{W}{L} \cdot (V_{GS} - V_T)^2 \cdot (1 + \lambda \cdot V_{DS}) \text{ for } V_{GS} \geq V_T$$

and $V_{DS} \geq V_{GS} - V_T$

PMOS current equation

$$I_{D(sat)} = \frac{\mu_p \cdot C_{ox}}{2} \cdot \frac{W}{L} \cdot (V_{GS} - V_T)^2 \cdot (1 + \lambda \cdot V_{DS}) \text{ for } V_{GS} \leq V_T$$

and $V_{DS} \leq V_{GS} - V_T$

For PMOS swap VGS for VSG and VDS for VSD

In the last part of lab 5 we varied the value of W in our M4 transistor by +/- 5%.

We see that changing the value of W should change the value of our current, however our current is fixed due to our current mirror circuit, therefore our VDS must change as all other parameters remain constant. As our VS must also remain constant our VD must increase to balance our equation as that will make VSD term smaller. This is what happens. Theoretically changing W in M4 should not change the value of our Vx however there are non-idealities in real MOSFETs which change the

voltage at V_x slightly. When our value for W at $M4$ is $10\mu\text{m}$ we see that the voltages are equal as then all transistor have same $\frac{W}{L} = \frac{10}{0.18}$.

