


Analogue Integrated Circuits Report

Lab 3

Task 1



a.

For the circuit above we set $I_1 = 1\text{mA}$. We were told that our $\mu_n C_{ox} = 200\mu\text{A}/\text{V}^2$ and that our V_{th} was 0.4V . The following are my hand calculations, which determine a value of W/L such that our

$$gm_1 = \frac{1}{100\Omega} \text{ where } gm_1 = \sqrt{2\mu_n C_{ox} \left(\frac{W}{L}\right) I_D}.$$

Therefore $\frac{W}{L} = \frac{gm_1^2}{2\mu_n C_{ox} I_D} = \frac{(100^{-1})^2}{2(200 \times 10^{-6})(1 \times 10^{-3})} = 250$. Seeing as the L is set at 180nm we calculated our W value should be $45\mu\text{m}$.

b.


Now we must select a suitable capacitance for C_1 so that its' impedance is $\approx 100\Omega$ ($\ll 1\text{k}\Omega$) at 50MHz .

$$\left| \frac{1}{j\omega C} \right| = 100$$

$$C = \frac{1}{2\pi(50 \times 10^6)100} = 31.84\text{pF}$$

c.

We set the magnitude of our V_{in} AC voltage source to 1V and at 50MHz our observed V_{out} , from our graph, is 6.56V . Therefore our Voltage gain at this frequency is $\frac{V_{out}}{V_{in}} = 6.56$.



We then proceeded to get the value of our output impedance $R_{out} = \frac{V_{out}}{I_{out}}$.


We grounded our input and injected a current at the output and measured the output voltage as a result of the current injected at the output. We generated the current using an AC voltage source with magnitude 1mV. The observed output voltage at 50MHz was 92.91nA. Therefore:

$$R_{out} = \frac{V_{out}}{I_{out}} = \frac{1m}{92.91n} = 10.76k\Omega$$


As the frequency increases the I_{out} will increase exponentially, therefore our R_{out} will tend to 0 as I_{out} increases.

d.

We then replaced our I_1 value with the variable X and swept our current from 0.8nA to 1.2mA. We kept the magnitude of our AC Voltage source at our input is 1. Our peak gain appears circa 1.1mA and drops off for our other current values.



Task 2



For task 2 we set the value of $V_b = 1.2V$. Our $(\frac{W}{L})_1 = (\frac{W}{L})_2 = \frac{10\mu}{0.18\mu} m$

a.




We set V_{in} to a DC value of 1.2V and measure our V_{out}/V_{in} to get our Voltage gain. From the plot we see our gain is approximately 1.60765 this is with an AC voltage magnitude of 1. We notice that the Gain drops sharply when the frequency passes 10^8 Hz. This is most likely due to the high frequency response of the NMOS device where the internal capacitances of our device begin to have an adverse effect on the gain.

b.

We then swept the DC value from 1-1.4V and kept our frequency fixed at 50Mhz which was well within our constant gain region from (a). We notice that the gain is max when the DC value of V_{in} is equal to V_b

c.

c. What DC value at the input reduces the gain by 10% with respect to that obtained in



Gain = 1.45 @ Vin equal to 1.04 and 1.35