
# Asynchronous Logic I



# Synchronous Sequential Logic


- Flip-flops and registers are used to synchronise the operation sequential circuits to a train of clock pulses.
- Synchronisation allows the use of RTL and HDL logic descriptions.
- These techniques allow large scale implementation.





# Asynchronous Sequential Logic


- Asynchronous sequential circuits do not use clock pulses.
- The state of the circuit changes immediately after a change of input variables.
- Memory elements are latches (without clock) or timedelay elements.





# **Applications**


- High speed operation, e.g. when a circuit must respond quickly without waiting for a clock pulse.
- Interfacing between two circuits which have independent clocks.
- Understanding large synchronous circuits where the global synchronisation assumption breaks down.






# Asynchronous Sequential Logic

- It should be understood that asynchronous sequential design is difficult.
- In this lecture we will examine some basic concepts involved.





- Asynchronous sequential circuit: n input variables m output variables k internal variables
   2<sup>k</sup> internal STATES
- k delay elements provide short term memory.






 Present state variables (secondary variables)

$$\{y_1, y_2, \dots, y_k\}$$

 Next state variables (excitation variables)

$$\{Y_1, Y_2, \dots, Y_k\}$$





A. Zhu 7

 Delay elements model inherent propagation delays.


$$y_i(t) = Y_i(t - \tau_i)$$

 $\tau_i$  is the propagation delay on the i<sup>th</sup> feedback path.

 Different from Synchronous circuit

$$y_i(kT) = Y_i((k-1)T)$$

T is the clock period k is the cycle index






 When the circuit reaches a steady state condition the secondary and excitation variables are equal.


$$y_i = Y_i \,,\, \forall \, i = 1, 2, \dots, k$$

 The circuit is stable if steady state is reached after a transition.





- The circuit is
   unstable if the state
   variables
   continuously change
   without settling.
- In comparison, in a synchronous circuit state variables only change upon clock edges, this ensures stability.





#### **Fundamental Mode**

- To ensure stability in an asynchronous circuit it is required that the circuit reaches steady state before an input is allowed to change.
- When two or more inputs change it is impossible to tell which one changes first, due to propagation delay differences.
- As a result inputs are only allowed to change one at a time and the time between input changes must be longer than the time it takes to reach steady state.
   Such operation is defined as Fundamental Mode.



#### Fundamental Mode

- In other words, Fundamental Mode assumes that input signals change one at a time and only when the circuit has reached a stable condition.
- Contrast this with a synchronous circuit where state changes occur only at clock edges and in response to multiple input changes.



#### Analyze Asynchronous Circuits

#### Transition Table


- Excitation variables as outputs and the secondary variables as internal inputs.
- Secondary variables are in rows, and the input variables are in columns.
- Combination of internal states with the input is called the **total state** of the circuit.
- Stable states (Y = y) are circled to indicate a stable condition.




### Procedure for Obtaining a Transition Table


- Determine all feedback loops in the circuit.
- Designate the output of each feedback loop with variable Y<sub>i</sub> and its corresponding input with y<sub>i</sub>.
- Derive the Boolean functions of all Y's as a function of the external inputs and the internal input y's.
- Plot each Y function in a map, using the y variables for the rows and the external inputs for the columns.
- Combine all the maps into one table.
- Circle those values of Y in each square that are equal to the value of y.







(a) Map for  $Y_1 = xy_1 + x'y_2$ 



(b) Map for  $Y_2 = xy'_1 + x'y_2$ 

$y_1y_2$ $x$	0	1
00	00	01
01	11	01)
11	(11)	10
10	00	10

(c) Transition table


UCD DUBLIN

**A. Zhu** 15

#### Analyze Asynchronous Circuits

#### Flow Table

 Name the states by letter symbols without making specific reference to their binary values.



(a) Four states with one input

(b) Two states with two inputs and one output

01

*a* , 0

11

(a), 0

(b), 1


10


**b**), 0



#### Derive Circuit from Flow Table

- In design process, if we know the flow table, we could derive a
  circuit from the flow table and draw the logic diagram.
- Assign binary numbers to the states to form the transition table.
- Simplified the circuit using Karnaugh Map, and draw the logic diagram.








**A. Zhu** 17

- Because of the feedback connection, the circuit may become unstable.
- This simple feedback circuit demonstrates instability.




$$Y = \overline{x_1.y}.x_2$$



 The Karnaugh Map is filled out using the sum of products expression.

$$Y = \overline{x_1}.x_2 + \overline{y}.x_2$$


- $\overline{x_1}.x_2$  corresponds to ones in the second column of the map.
- $\overline{y}.x_2$  corresponds to ones in the second and third boxes of the first row.




		$x_1$	$x_2$	
y	00	01	11	10
0	0	1	1	0
1	0	1	0	0
	(b	) Transii	tion tabl	le



- The circled Y (excitation variable) values correspond to stable states.
- Because these Y values match the y (secondary variable) values.
- The non-circled values are unstable states. Because the Y values do not match the y values.









**A. Zhu** 20

- For this circuit the third column does not have any stable states.
- Assuming the inputs x<sub>1</sub>
  and x<sub>2</sub> are both one the
  circuit will oscillate
  between states.









**A. Zhu** 21


- When the secondary state variable y is 1 the excitation variable becomes 0.
- When the secondary state variable y is 0 the excitation variable becomes 1.
- Y oscillates between 0 and
   1. The period of oscillation is twice the propagation time around the loop.





- The circuit can be made stable by inverting the secondary variable.
- Now both states in the third column are stable.
- In fundamental mode only transitions between adjacent states are permitted.






(b) Transition table

$$Y = \overline{x_1}.x_2 + y.x_2$$




- Initial state  $yx_1x_2 = 000$
- $x_2$  transitions from 0 to 1. The circuit enters an unstable state  $yx_1x_2 = 001$ .
- Then the secondary variable y transitions from 0 to 1 and the circuit enters the stable state yx<sub>1</sub>x<sub>2</sub> = 101.





- $x_1$  transition from 0 to 1  $yx_1x_2: 101 \rightarrow 111$
- $x_2$  transition from 1 to 0  $yx_1x_2 : 111 \rightarrow 110 \rightarrow 010$
- x<sub>2</sub> transition from 0 to 1
   yx<sub>1</sub>x<sub>2</sub>: 010 → 011





#### Race Conditions

- A race condition exists in an asynchronous sequential circuit when two or more binary state variables change in response to a change in an input variable.
- When unequal delays are encountered, a race condition may cause the state variables to change in an unpredictable manner.



#### Race Conditions

- For example, if the state variables must change from 00 → 11
- The difference in delays may cause the first variable to change faster than the second so the state variables change in the sequence

$$00 \rightarrow 10 \rightarrow 11.$$

 If the second variable changes faster than the first, the state variables will change in the sequence
 00 → 01 → 11.




#### Race Conditions

- If the final stable state that the circuit reaches does not depend on the order in which the state variables changes, the race is called a **noncritical race**.
- If it is possible to end up in two or more different stable states, depending on the order in which the state variables change, then the race is a critical race. For proper operation, critical races must be avoided.




#### **Noncritical Race**



(a) Possible transitions:

$$\begin{array}{ccc}
00 & \longrightarrow & 11 \\
00 & \longrightarrow & 01 & \longrightarrow & 11 \\
00 & \longrightarrow & 10 & \longrightarrow & 11
\end{array}$$





(b) Possible transitions:

$$\begin{array}{cccc}
00 & \longrightarrow & 11 & \longrightarrow & 01 \\
00 & \longrightarrow & 01 & & \\
00 & \longrightarrow & 10 & \longrightarrow & 11 & \longrightarrow & 01
\end{array}$$



#### **Critical Race**





(a) Possible transitions:

$$\begin{array}{c}
00 \longrightarrow 11 \\
00 \longrightarrow 01 \\
00 \longrightarrow 10
\end{array}$$

(b) Possible transitions:


$$\begin{array}{c}
00 \longrightarrow 11 \\
00 \longrightarrow 01 \longrightarrow 11 \\
00 \longrightarrow 10
\end{array}$$





#### **Avoid Races**

- Critical races may be avoided by making a proper binary assignment to the state variables.
- The state variables must be assigned binary numbers in such a way that only one state variable can change at any one time when a state transition occurs in the transition or flow table.










(a) State transition:


 $00 \rightarrow 01 \rightarrow 11 \rightarrow 10$ 

/
$00 \rightarrow 01 \rightarrow 11$

UCD DUBLIN

### Race-Free State Assignment







(b) Transition diagram



### Race-Free State Assignment





(b) Transition diagram



### Race-Free State Assignment

