



EE342 Lab-1


Instructions and Example Designs

Mehmet Çalı

Requirements

- 3 bit counter module design
 - Triggered by clock rising edge
 - Active-low reset
- Multiplexer module design
 - 2 data inputs 1 select input
 - Performs AND operation if select is low, perform EX-OR operation if select is high
- Top module design
 - Inputs are clock, reset (to connect first module) and function select (to connect second module)
 - Connects bit-0 and bit-2 outputs of the first module to data inputs of the multiplexer


Assignments in Verilog




Possible Multiplexer Designs

```
1 module lab1_instruction_mux(x1,x2,sel,out);  
2     input x1,x2,sel;  
3     output out;  
4     wire x1,x2,sel;  
5     wire out;  
6     assign out = sel ? x1 : x2;  
7 endmodule
```

Technology map viewer:



RTL viewer:



Possible Multiplexer Designs

```
1 module lab1_instruction_mux(x1,x2,sel,out);
2     input x1,x2,sel;
3     output out;
4     wire x1,x2,sel;
5     wire out;
6     assign out = sel ? x1 : x2;
7 endmodule
```

```
1 module lab1_instruction_mux(x1,x2,sel,out);
2     input x1,x2,sel;
3     output out;
4     assign out = sel ? x1 : x2;
5 endmodule
```

Verilog 2001:

```
1 module lab1_instruction_mux
2 (
3     input x1,
4     input x2,
5     input sel,
6     output out
7 );
8     assign out = sel ? x1 : x2;
9 endmodule
```

or simply:


```
1 module lab1_instruction_mux
2 (
3     input x1,x2,sel,
4     output out
5 );
6     assign out = sel ? x1 : x2;
7 endmodule
```

Possible Multiplexer Designs

- Lets try multiplexer with 4 data inputs:

```
1 module lab1_mux2
2 (
3     input [3:0] data,
4     input [1:0] sel,
5     output out
6 );
7     assign out = sel[1] ? ( sel[0] ? data[3] : data[2] ) : ( sel[0] ? data[1] : data[0] );
8 endmodule
```

RTL viewer:




Possible Multiplexer Designs

- Lets try to design this with case statement:

```
1 module lab1_mux2_alt
2 (
3     input [3:0] data,
4     input [1:0] sel,
5     output reg out
6 );
7     always @ (sel,data)
8     begin
9         case(sel)
10             2'b00: out=data[0];
11             2'b01: out=data[1];
12             2'b10: out=data[2];
13             2'b11: out=data[3];
14         endcase
15     end
16 endmodule
```


RTL viewer:




Module Instantiation

- In a more practical way:


```
1  module lab1_mux2_alt
2  (
3      input [3:0] data,
4      input [1:0] sel,
5      output reg out
6  );
7      always @ (*)
8          case(sel)
9              2'b00: out=data[0];
10             2'b01: out=data[1];
11             2'b10: out=data[2];
12             2'b11: out=data[3];
13         endcase
14     endmodule
```

A diagram illustrating module instantiation. Two red arrows point from the right side of the slide to specific parts of the Verilog code. The first arrow points to the sensitivity list 'always @ (*)' on line 7, where the asterisk is enclosed in a red box. The second arrow points to the 'endcase' keyword on line 13.

Module Instantiation




Module Instantiation



```
1 module lab1_instruction_mux
2 (
3     input [7:0] data,
4     input [2:0] sel,
5     output out
6 );
7     wire temp_out0,temp_out1;
8
9     lab1_mux2_alt lm2_1(data[3:0],sel[1:0],temp_out0);
10    lab1_mux2_alt lm2_2(data[7:4],sel[1:0],temp_out1);
11    lab1_mux1 lm1_1(temp_out1,temp_out0,sel[2],out);
12 endmodule
```

Test Results



Tips for the Assessment

- Be careful about the indentation
- You should be able to explain the every decision you made during your design steps
- You should be able came up with alternative solution of the same problem and solution of the alternative similar problems
- You should adjust your waveform file for many different input combinations and you should be able to interpret the result at a specific time instant quickly