




# EE342 Lab-6

## Instructions and Example Designs

Mehmet Çalı

# Finite State Machine

- You need to design a finite state machine that counts the number of cars entering or exiting through a gate with two sensors.
- Sensors outputs high logic value if the car is detected, therefore in order for a car to be accounted pass through the gate input logic sequence should be as follows:



"00" → "10" → "11" → "01" → "00"

- Note that this is not the only valid sequence. In fact infinitely many sequences can be reproduced from the example above such as;


"00" → "10" → "11" → "10" → "11" → "01" → "00"

"00" → "10" → "00" → "10" → "11" → "01" → "00"

"00" → "10" → "11" → "01" → "11" → "10" → "11" → "01" → "00"


# Finite State Machine

- In this experiment, in order to account all possible sequences we use finite state machines



# Finite State Machine

- While constructing your algorithm, you must use one of the following state machine architectures:



# Finite State Machine

- After synthesizing your code you should check whether your design is detected as a finite state machine by Quartus or not. To do this you should double click Netlist Viewer >> State Machine Viewer and see if state machine is available.
- While writing your code you should assign default values to output, separate output logic from the state machine, use a reset condition that specifies the initial state for Quartus to detect your code as state machine.
- You should also avoid following arithmetic operations between states:

```
2'b00: State <= S0; //  
2'b10: State <= State+1;
```

← *Instead of this, explicitly specify state using:*

```
2'b00: State <= S0; or  
2'b00: State <= 000;
```


- If your code could not be detected as a state machine (if you cannot get rid of «Design has no State Machine» warning) even after you make sure that you apply the architecture in the previous slide and pay attention to issues mentioned in this slide, you should define both of the state encoding styles manually (will be described now).

# Selecting Encoding Styles


	If your code be detected as a state machine, follow these steps:	If your code cannot be detected as a state machine, follow these steps:
User Encoded	First you should define states appropriately and select User Encoded from Analysis & Synthesis Settings >>More Settings...>>State Machine Processing	The setting on the left does not mean anything since the system is not detected as a state machine. The states you define should directly be sythesized.
One-hot	In the second part you should select One-Hot from Analysis & Synthesis Settings >>More Settings...>>State Machine Processing You do not need any state value adjustment in your code	Again, the setting on the left does not mean anything so change your state values appropriately If you use parameters for state values and state size you can switch between One-Hot and User-Encoded easily
Checking Encoding Style Outputs	To check your encoding style, observe State Machine Viewer>>Encoding tab	To check your encoding style, you should observe the number of flip flop used in the Technology Map Viewer

# Part-3


- We should detect both the cars entering and exiting in this part and count both of them.
- To do this instead of applying miscellaneous structures, you need to upgrade your state machine by adding states.
- You should check your design using various input combinations including the ones that involves cars that change their direction at various states.
- An example of car entering:



# Timing of Cascaded Combinational Logic




- For cascaded full adder:





# Timing of Cascaded Full Adder



out0:  $(2tp1_1 + 2tp1_2)$

out1:  $\max(2tp1_1 + tp1_2 + tp2_2 + tp3_2 + tp1_2, tp1_1 + tp2_1 + tp3_1 + tp1_1 + 2tp1_2)$

$tp_{x\_min} = 2tp1_x$


$tp_{x\_max} = tp1_x + tp2_x + tp3_x + tp1_x$

# Case Study: Data Unit Counter

- Lets design a state machine of a structure that is constructed using an analogy to how video packets are send and stored.
- Video files are stored in Network Abstraction Layer Units (NALU) in a way that a specified amount of NALU contained in each frame in the latest video coding standards. Each NALU can include variable amount of data (in bytes). In order to separate consecutive NALUs NALU prefixes are used (usually four byte data sequence of 0x00 0x00 0x00 0x01)
- Lets design a simplified version of such a structure
- Firstly, lets say we have a data source with single bit and it is consist of multiple units with variable length which are separated using a unit prefix (bit sequence of (0, 0, 0, 1))
- We want to calculate number of units in the data sequence using finite state machine (empty units should also be included)

# Data Unit Counter

- The following flow chart represent the states to detect unit prefix of 0,0,0,1 in a data sequence



# Data Unit Counter

```
1 module sampleStateMachine
2 (
3     input nRst,
4     input clk,
5     input in,
6     output reg [3:0] count
7 );
8
9 parameter N = 1;
10 reg [N:0] state;
11 reg [N:0] nextState;
12 reg newPacket;
13 parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;
14
15 always @ (posedge clk or negedge nRst)
16 begin
17     if(nRst==1'b0)
18         state <= S0;
19     else
20         state <= nextState;
21 end
22
```


# Data Unit Counter

```
23  always @ (*)
24  begin
25      case(state)
26          S0:
27              begin
28                  if(in == 1'b0)
29                      nextState = S1;
30                  else
31                      nextState = S0;
32                  newPacket = 0;
33              end
34          S1:
35              begin
36                  if(in == 1'b0)
37                      nextState = S2;
38                  else
39                      nextState = S0;
40                  newPacket = 0;
41              end
42          S2:
43              begin
44                  if(in == 1'b0)
45                      nextState = S3;
46                  else
47                      nextState = S0;
48                  newPacket = 0;
49              end
```

```
50          S3:
51              begin
52                  if(in == 1'b0)
53                      begin
54                          nextState = S3;
55                          newPacket = 0;
56                      end
57                  else
58                      begin
59                          nextState = S0;
60                          newPacket = 1;
61                      end
62              end
63              default: nextState = S0;
64          endcase
65      end
66
67      always @ (posedge clk or negedge nRst)
68      begin
69          if(nRst == 1'b0)
70              count[3:0] <= 4'b0;
71          else
72              if(newPacket == 1'b1)
73                  count[3:0] <= count[3:0] + 1;
74              else
75                  count[3:0] <= count[3:0];
76          end
77      endmodule
```

# State Machine Viewer


State Machine: |sampleStateMachine|state




	Source State	Destination State	Condition	
1	S0	S1	(lin)	
2	S1	S2	(lin)	
3	S2	S3	(lin)	
4	S3	S3	(lin)	

# Selecting Encoding Styles

- User Encoded Setting



- One-Hot Setting



- User Encoded Output Encoder Table


	Name	state~11	state~10
1	S0	0	0
2	S1	0	1
3	S2	1	0
4	S3	1	1

- One-Hot Output Encoder Table


	Name	S3	S2	S1	S0
1	S0	0	0	0	0
2	S1	0	0	1	1
3	S2	0	1	0	1
4	S3	1	0	0	1

# Selecting Encoding Styles

User Defined:



One Hot:






# Selecting Encoding Styles

- Example of more general synthesizer outputs for a state machine with 4 states (there are no synthesized away states):

User Defined:



One Hot:

