

EE342 Lab-1 Instructions and Example Designs

Mehmet Çalı

Requirements

- 3 bit counter module design
 - Triggered by clock rising edge
 - Active-low reset
- Multiplexer module design
 - 2 data inputs 1 select input
 - Performs AND operation if select is low, perform EX-OR operation if select is high
- Top module design
 - Inputs are clock, reset (to connect first module) and function select (to connect second module)
 - Connects bit-0 and bit-2 outputs of the first module to data inputs of the multiplexer

Assignments in Verilog

Procedural Assignment

Left side must be variable (reg,

integer ...)

always block

initial block


 Can be used to represent both combinational and sequantial logic circuits Generally for simulation purposes Continuous Assignment

Left side must be net (wire, tri ...)


assign statements

 Can only be used for combinational logic

Technology map viewer:



RTL viewer:



```
module lab1_instruction_mux(x1,x2,sel,out);
input x1,x2,sel;
output out;
wire x1,x2,sel;
wire out;
assign out = sel ? x1 : x2;
endmodule

module lab1_instruction_mux(x1,x2,sel,out);
input x1,x2,sel;
output out;
assign out = sel ? x1 : x2;
endmodule
```


Verilog 2001:

20.03.2021

or simply:

Lets try multiplexer with 4 data inputs:

RTL viewer:



Lets try to design this with case statement:

```
module labl mux2 alt
    = (
 3
          input [3:0] data,
          input [1:0] sel,
          output reg out
      );
          always @ (sel,data)
          begin
              case (sel)
10
                   2'b00: out=data[0];
11
                   2'b01: out=data[1];
12
                   2'b10: out=data[2];
13
                   2'bll: out=data[3];
14
              endcase
15
          end
16
      endmodule
```

RTL viewer:




Module Instantiation


In a more practical way:

```
module labl mux2 alt
    = (
3
          input [3:0] data,
         input [1:0] sel,
          output reg out
 6
     );
          always @ (*)
              case (sel)
                  2'b00: out=data[0];
10
                  2'b01: out=data[1];
11
                  2'b10: out=data[2];
12
                  2'bl1: out=data[3];
13
              endcase
      endmodule
14
```

Module Instantiation




Module Instantiation



```
■module lab1_instruction_mux
    = (
 3
         input [7:0] data,
         input [2:0] sel,
         output out
 6
     );
         wire temp out0, temp out1;
 9
         lab1 mux2 alt lm2 1(data[3:0], sel[1:0], temp out0);
         lab1_mux2_alt lm2_2(data[7:4], sel[1:0], temp_out1);
10
11
         lab1_mux1 lm1_1(temp_out1, temp_out0, sel[2], out);
12
     endmodule
```

Test Results



Tips for the Assessment

- Be careful about the indentation
- You should be able to explain the every decision you made during your design steps
- You should be able came up with alternative solution of the same problem and solution of the alternative similar problems
- You should adjust your waveform file for many different input combinations and you should be able to interpret the result at a specific time instant quickly