


Comparator


Two-Bit Comparator




A	B	C	D	LT	EQ	GT
0	0	0	0	0	1	0
			0	1	0	0
		1	0	1	0	0
		1	1	1	0	0
<hr/>				<hr/>		
0	1	0	0	0	0	1
		0	1	0	1	0
	1	0	0	1	0	0
	1	1	1	1	0	0
<hr/>				<hr/>		
1	0	0	0	0	0	1
		0	1	0	0	1
	1	0	0	0	1	0
	1	1	1	1	0	0
<hr/>				<hr/>		
1	1	0	0	0	0	1
		0	1	0	0	1
	1	0	0	0	0	1
	1	1	0	0	1	0

we'll need a 4-variable Karnaugh map
for each of the 3 output functions


Two-Bit Comparator (cont'd)



K-map for LT



K-map for EQ




K-map for GT

$$LT = A'B'D + A'C + B'CD$$

$$EQ = A'B'C'D' + A'BC'D + ABCD + AB'CD' = (A \text{ xnor } C) \cdot (B \text{ xnor } D)$$


$$GT = BC'D' + AC' + AB'D'$$

Equality Comparator




X	Y	Z
0	0	1
0	1	0
1	0	0
1	1	1


4-bit Equality Detector




4-Bit Equality Comparator



4-bit Magnitude Comparator



Magnitude Comparator




How can we find A_GT_B?

How many rows would a truth table have?

$$2^8 = 256!$$

Magnitude Comparator




Find A_{GT_B}

If $A = 1001$ and
 $B = 0111$
is $A > B$?
Why?

Because $A_3 > B_3$
i.e. $A_3 \cdot B_3' = 1$

Therefore, one term in the
logic equation for A_{GT_B} is
 $A_3 \cdot B_3'$

Magnitude Comparator



$$\begin{aligned}A_GT_B = & A_3 \cdot B_3' \\& + \dots\end{aligned}$$

Because $A_3 = B_3$ and
 $A_2 > B_2$

i.e. $C_3 = 1$ and
 $A_2 \cdot B_2' = 1$


If $A = 1101$ and
 $B = 1011$

is $A > B$?

Why?

Therefore, the next term in the logic equation for A_GT_B is
 $C_3 \cdot A_2 \cdot B_2'$

Magnitude Comparator



$$\begin{aligned}A_GT_B = & A_3 \cdot B_3' \\& + C_3 \cdot A_2 \cdot B_2' \\& + \dots\end{aligned}$$

Because $A_3 = B_3$ and
 $A_2 = B_2$ and
 $A_1 > B_1$

i.e. $C_3 = 1$ and $C_2 = 1$ and
 $A_1 \cdot B_1' = 1$


If $A = 1010$ and
 $B = 1001$

is $A > B$?

Why?

Therefore, the next term in the logic equation for A_GT_B is
 $C_3 \cdot C_2 \cdot A_1 \cdot B_1'$

Magnitude Comparator




If $A = 1011$ and
 $B = 1010$
is $A > B$?
Why?

$$\begin{aligned} A_GT_B = & A_3 \cdot B_3' \\ & + C_3 \cdot A_2 \cdot B_2' \\ & + C_3 \cdot C_2 \cdot A_1 \cdot B_1' \\ & + \dots \end{aligned}$$

Because $A_3 = B_3$ and
 $A_2 = B_2$ and
 $A_1 = B_1$ and
 $A_0 > B_0$
i.e. $C_3 = 1$ and $C_2 = 1$ and
 $C_1 = 1$ and $A_0 \cdot B_0' = 1$


Therefore, the last term in the logic equation for A_GT_B is
 $C_3 \cdot C_2 \cdot C_1 \cdot A_0 \cdot B_0'$

Magnitude Comparator



$$\begin{aligned} A_{GT_B} = & A_3 \cdot B_3' \\ & + C_3 \cdot A_2 \cdot B_2' \\ & + C_3 \cdot C_2 \cdot A_1 \cdot B_1' \\ & + C_3 \cdot C_2 \cdot C_1 \cdot A_0 \cdot B_0' \end{aligned}$$



Magnitude Comparator



Find A_LT_B


$$\begin{aligned} A_{LT}B = & A_3' \cdot B_3 \\ & + C_3 \cdot A_2' \cdot B_2 \\ & + C_3 \cdot C_2 \cdot A_1' \cdot B_1 \\ & + C_3 \cdot C_2 \cdot C_1 \cdot A_0' \cdot B_0 \end{aligned}$$

TTL 74x85



TTL 74x85


- if ($A > B$) $lt=0$, $eq=0$, $gt=1$
- if ($A < B$) $lt=1$, $eq=0$, $gt=0$
- if ($A = B$) $lt=l$, $eq=e$, $gt=g$



- The three l, e and g inputs are used when cascading.

Comparator (continued...)


- Let us now cascade four of the 74x85 to construct a 16 bit comparator.



Exercise: Analyze it.

TTL 74x682

➤ 8-bit Comparator



- Arithmetic conditions derived from 74x682 outputs?
- And their circuits?





Figure 5-83
Logic diagram for the
74x682 8-bit comparator,
including pin numbers for
a standard 20-pin dual
in-line package.

Maximum Finder

- Design a maximum finder



Adder

Adder

- Review 01_numbers.ppt

اعمال ریاضی باینری: جمع

$$\begin{array}{r}
 \begin{matrix} +1 & +1 & +1 \\ 1 & 0 & 1 & 1 & 0 & 1 \end{matrix} \\
 + \begin{matrix} 0 & 1 & 1 & 0 & 0 & 1 \end{matrix} \\
 \hline
 1 & 0 & 0 & 0 & 1 & 1 & 0
 \end{array}$$

- قوانین: مانند جمع دسیمال
- با این تفاوت که $1+1 = 10$ ← تولید نقلی
- $0+0 = 0c0$ (sum 0 with carry 0) ↗
- $0+1 = 1+0 = 1c0$ ↗
- $1+1 = 0c1$ ↗
- $1+1+1 = 1c1$ ↗

Carry	1	1	1	1	1	0
Augend	0	0	1	0	0	1
Addend	0	1	1	1	1	1
Result	1	0	1	0	0	0

نمایش اعداد

$$N^* = 2^n - N$$

Example: Twos complement of 7

$$2^4 = 10000$$

sub 7 = 0111

مکمل 2:

1001 = repr. of -7

Example: Twos complement of -7

$$2^4 = 10000$$

sub -7 = 1001

0111 = repr. of 7

Shortcut method:

Twos complement = bitwise complement + 1

0111 \rightarrow 1000 + 1 \rightarrow 1001 (representation of -7)

1001 \rightarrow 0110 + 1 \rightarrow 0111 (representation of 7)

جمع و تفریق

مکمل 2

$$\begin{array}{r} 4 \quad 0100 \\ + 3 \quad \underline{0011} \\ \hline 7 \quad 0111 \end{array} \qquad \begin{array}{r} -4 \quad 1100 \\ + (-3) \quad \underline{1101} \\ \hline -7 \quad 11001 \end{array}$$

If

(carry-in to sign = carry-out)
then ignore carry

if

(carry-in \neq carry-out)

then overflow

$$\begin{array}{r} 4 \quad 0100 \\ - 3 \quad \underline{1101} \\ \hline 1 \quad 10001 \end{array} \qquad \begin{array}{r} -4 \quad 1100 \\ + 3 \quad \underline{0011} \\ \hline -1 \quad 1111 \end{array}$$



Simpler addition scheme makes twos complement the most common choice for integer number systems within digital systems

Overflow Conditions

سربیز

Add two positive numbers to get a negative number

or two negative numbers to get a positive number



Overflow Conditions

سربیز

5	0 1 1 1 0 1 0 1	-7	1 0 0 0 1 0 0 1
<u>3</u>	<u>0 0 1 1</u>	<u>-2</u>	<u>1 1 0 0</u>
-8	1 0 0 0	7	1 <u>0</u> 1 1 1

Overflow Overflow

5	0 0 0 0 0 1 0 1	-3	1 1 1 1 1 1 0 1
<u>2</u>	<u>0 0 1 0</u>	<u>-5</u>	<u>1 0 1 1</u>
7	0 1 1 1	-8	1 <u>1</u> 0 0 0

No overflow No overflow

Overflow when carry in to sign ≠ carry out

Half Adder (HA)

➤ Add single bits

A _i	B _i	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


A _i	0	1	
B _i	0	0	1
	0	1	0
	1	1	0

A _i	0	1	
B _i	0	0	0
	0	1	1
	1	0	1

$$\text{Sum} = \overline{A_i} B_i + A_i \overline{B_i}$$


$$= A_i \oplus B_i$$

$$\text{Carry} = A_i \cdot B_i$$



Full Adder

➤ Add multiple bits




Full Adder (FA)

A	B	C _I	S	C _O
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


$$S = C_I \text{ xor } A \text{ xor } B$$

$$C_O = B C_I + A C_I + AB = C_I (A + B) + AB$$




		A	B	00	01	11	10
		C _I	0	0	1	0	1
S	0	0	0	1	0	0	1
	1	1	0	0	1	1	0

		A	B	00	01	11	10
		C _I	0	0	0	1	0
C _O	0	0	0	1	0	1	0
	1	0	1	0	1	1	1





Full Adder Using 2 Half Adders

- A full adder can also be realized with two half adders and an OR gate, since C_{i+1} can also be expressed as:
- $C_{i+1} = A_i B_i + (A_i \oplus B_i) C_i$
and $S_i = (A_i \oplus B_i) \oplus C_i$





Example: 4-bit Ripple Carry Adder






Delay Analysis of Ripple Adder

- Carry out of a single stage can be implemented in 2 gate delays after CI is ready.



- For a 16 bit adder, the 16th bit carry is generated after about $16 * 2 = 32$ gate delays.
- The sum bit takes one additional gate delay to generate the sum of the 16th bit after 15th bit carry
 - $\sim 15 * 2 + 1 = 31$ gate delays
- Takes too long - need to investigate FASTER adders!

Delay Analysis of Ripple Adder



Carry Lookahead Adder

- **Carry Generate**
 - $G_i = A_i B_i$ *must generate carry when $A = B = 1$*
- **Carry Propagate**
 - $P_i = A_i \text{ xor } B_i$ *carry-in will equal carry-out here*
- ***Sum and Carry can be reexpressed in terms of generate/propagate:***

$$S_i = A_i \text{ xor } B_i \text{ xor } C_i = P_i \text{ xor } C_i$$

$$C_{i+1} = A_i B_i + A_i C_i + B_i C_i$$

$$= A_i B_i + C_i (A_i + B_i)$$

$$= A_i B_i + C_i (A_i \text{ xor } B_i)$$

$$= G_i + C_i P_i$$

Carry Lookahead Adder

$$C_1 = G_0 + P_0 C_0$$






$$\begin{aligned}C_2 &= G_1 + P_1 C_1 \\&= G_1 + P_1 (G_0 + P_0 C_0) \\&= G_1 + P_1 G_0 + P_1 P_0 C_0\end{aligned}$$

$$\begin{aligned}C_3 &= G_2 + P_2 C_2 \\&= G_2 + P_2 (G_1 + P_1 G_0 + P_1 P_0 C_0) \\&= G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0\end{aligned}$$

$$\begin{aligned}C_4 &= G_3 + P_3 C_3 \\&= G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0\end{aligned}$$

- Each of the carry equations can be implemented in a two-level logic network
- Variables are the adder inputs and carry in to stage 0!

CLA





➤ Increasingly complex logic

Delay Analysis of CLA

- Ci's are generated independent of N


4 stage adder



final sum and carry


- NOTE: This assumes all gate delay are same.
- Not true, delays depend on fan-ins and fan-out

Cascaded CLA




Adder/Subtractor

$$A - B = A + (-B) = A + B' + 1$$




4-bit Binary Adder/Subtractor (cont.)



$S=0$ selects addition

4-bit Binary Adder/Subtractor (cont.)



$S=1$ selects subtraction


Overflow

- Overflow can occur ONLY when both numbers have the same sign.
- This condition can be detected when the carry out (C_n) is different than the carry at the previous position (C_{n-1}).

The Overflow problem in Signed-2's Complement (cont.)


- **Example 1: $M=65_{10}$ and $N=65_{10}$ (In an 8-bit 2's complement system).**
 - $M = N = 01000001_2$
 - $M+N = 10000010$ with $C_n=0$. (clearly wrong!)
 - Bring C_n as the MSB to get 010000010_2 (130_{10}) which is correct, but requires 9-bits → overflow occurs.
- **Example 2: $M=-65_{10}$ and $N=-65_{10}$**
 - $M = N = 10111111_2$
 - $M+N = 01111110$ with $C_n=1$. (wrong again!)
 - Bring C_n as the MSB to get 101111110_2 (-130_{10}) which is correct, but also requires 9-bits → overflow occurs.

Overflow Detection in Signed-2's Complement



- $C = 1$ indicates overflow condition when adding/subtr. unsigned numbers.
- $V=1$ indicates overflow condition when adding/subtr. signed-2's complement numbers





2x2-bit Multiplier




A2	A1	B2	B1	P8	P4	P2	P1
0	0	0	0	0	0	0	0
		0	1	0	0	0	0
		1	0	0	0	0	0
		1	1	0	0	0	0
<hr/>				0	0	0	0
0	1	0	0	0	0	0	0
		0	1	0	0	0	1
		1	0	0	0	1	0
		1	1	0	0	1	1
<hr/>				1	0	0	0
1	0	0	0	0	0	0	0
		0	1	0	0	1	0
		1	0	0	1	0	0
		1	1	0	1	1	0
<hr/>				1	1	0	0
1	1	0	0	0	0	0	0
		0	1	0	0	1	1
		1	0	0	1	1	0
		1	1	1	0	0	1

4-variable K-map
for each of the 4
output functions

2x2-bit Multiplier (cont'd)



Multiplier




4-Bit ALU

- **74181 TTL ALU**
 - Arithmetic-Logic Unit

Selection				M = 1	M = 0, Arithmetic Functions	
S3	S2	S1	S0	Logic Function	Cn = 0	Cn = 1
0	0	0	0	F = not A	F = A minus 1	F = A
0	0	0	1	F = A nand B	F = A B minus 1	F = A B
0	0	1	0	F = (not A) + B	F = A (not B) minus 1	F = A (not B)
0	0	1	1	F = 1	F = minus 1	F = zero
0	1	0	0	F = A nor B	F = A plus (A + not B)	F = A plus (A + not B) plus 1
0	1	0	1	F = not B	F = A B plus (A + not B)	F = A B plus (A + not B) plus 1
0	1	1	0	F = A xnor B	F = A minus B minus 1	F = (A + not B) plus 1
0	1	1	1	F = A + not B	F = A + not B	F = A minus B
1	0	0	0	F = (not A) B	F = A plus (A + B)	F = (A + not B) plus 1
1	0	0	1	F = A xor B	F = A plus B	F = A plus (A + B) plus 1
1	0	1	0	F = B	F = A (not B) plus (A + B)	F = A (not B) plus (A + B) plus 1
1	0	1	1	F = A + B	F = (A + B)	F = (A + B) plus 1
1	1	0	0	F = 0	F = A	F = A plus A plus 1
1	1	0	1	F = A (not B)	F = A B plus A	F = AB plus A plus 1
1	1	1	0	F = A B	F = A (not B) plus A	F = A (not B) plus A plus 1
1	1	1	1	F = A	F = A	F = A plus 1

4-Bit ALU



BCD Addition

Addition:

$$5 = 0101$$

$$3 = \underline{0011}$$

$$1000 = 8$$

$$5 = 0101$$

$$8 = \underline{1000}$$

$$1101 = 13!$$

Problem
when digit
sum exceeds 9

Solution: add 6 (0110) if sum exceeds 9!

$$5 = 0101$$

$$9 = 1001$$

$$8 = \underline{1000}$$

$$7 = \underline{0111}$$

$$1101$$

$$1\ 0000 = 16 \text{ in binary}$$

$$6 = \underline{0110}$$

$$6 = \underline{0110}$$

$$1\ 0011 = 13 \text{ in BCD}$$


$$1\ 0110 = 16 \text{ in BCD}$$

اعداد در مبنای مختلف

Decimal (base 10)	Binary (base 2)	Octal (base 8)	Hexadecimal (base 16)
00	0000	00	0
01	0001	01	1
02	0010	02	2
03	0011	03	3
04	0100	04	4
05	0101	05	5
06	0110	06	6
07	0111	07	7
08	1000	10	8
09	1001	11	9
10	1010	12	A
11	1011	13	B
12	1100	14	C
13	1101	15	D
14	1110	16	E
15	1111	17	F

Add 0110 to sum whenever it exceeds 1001 (11XX or 1X1X)

BCD Adder



Add 0110 to sum whenever it exceeds 1001 (11XX or 1X1X)