

Programmable Logic

PAL, PLA


PLAs

Programmable Logic Array


- Pre-fabricated building block of many AND/OR gates (or NOR, NAND)
- General purpose logic building blocks
- “Personalized” or “customized” by making/breaking connections among the gates
- This process is called “programming”

PLA


- Realizes Sums of Products



PLA



PLA



- A 3×2 PLA with 4 product terms.

Design for PLA: Example

- Implement the following functions using PLA

$$F0 = A + B' C'$$

$$F1 = A C' + A B$$

$$F2 = B' C' + A B$$

$$F3 = B' C + A$$

Input Side:

1 = asserted in term

0 = negated in term

- = does not participate

Personality Matrix

Product term	Inputs			Outputs			
	A	B	C	F ₀	F ₁	F ₂	F ₃
AB	1	1	-	0	1	1	0
$\overline{B}C$	-	0	1	0	0	0	1
$A\overline{C}$	1	-	0	0	1	0	0
$\overline{B}\overline{C}$	-	0	0	1	0	1	0
A	1	-	-	1	0	0	1

Output Side:

1 = term connected to output


0 = no connection to output

Example: Continued

$$\begin{aligned} F_0 &= A + B' C' \\ F_1 &= A C' + A B \\ F_2 &= B' C' + A B \\ F_3 &= B' C + A \end{aligned}$$


Personality Matrix

Product term	Inputs			Outputs			
	A	B	C	F_0	F_1	F_2	F_3
$A B$	1	1	-	0	①	①	0
$\overline{B} C$	-	0	1	0	0	0	①
$A \overline{C}$	1	-	0	0	①	0	0
$\overline{B} \overline{C}$	-	0	0	①	0	①	0
A	1	-	-	①	0	0	①




Generating Constant 1 at output

- Sometimes a PLA output must be programmed to be a constant 1 or a constant 0.
- Use OR gates to generate a constant 1




Generating Constant 0 at output

- Use one of the AND gates to generate a constant 0




BCD to Gray Code Converter


A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	1	1	1	0
0	1	1	0	1	0	1	0
0	1	1	1	1	0	1	1
1	0	0	0	1	0	0	1
1	0	0	1	1	0	0	0
1	0	1	0	X	X	X	X
1	0	1	1	X	X	X	X
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X




K-map for W



K-map for X



K-map for Y



K-map for Z

Minimized Functions:

$$W = A + B D + B C$$

$$X = B C'$$


$$Y = B + C$$

$$Z = A'B'C'D + B C D + A D' + B' C D'$$

Example (Continued)

Notes:


- 4 product terms preassigned to each OR gates' inputs
- The OR gates' inputs may or may not be internally pulled down by the manufacturer
- It is a safe engineering practice to not leave any OR input unconnected
- A PLA achieves higher flexibility at the cost of lower speed!
- Too much programmability?



PALs


- **Programmable Array Logic**

- ◀ Realizes Sums of Products but with a *fixed* OR array




PAL

Figure 4.15 A PAL



Only functions with
at most four
products can be
implemented



PAL



$$W = AB'C' + CD$$

$$X = A'BC' + A'CD + ACD' + BCD$$

$$Y = A'C'D + ACD + A'BD$$



Helper Terms

- If an I/O pin's output-control gate produces a constant 1, → the output is always enabled, but the pin may still be used as an input too.
- → outputs can be used to generate first-pass “**helper terms**” for logic functions that cannot be performed in a single pass with the limited number of AND terms available for a single output.

