

center of the engineering universe

Why You Should be Using Python/MyHDL as Your HDL ESC-329

April 22-25, 2013
McEnery Convention Center
San Jose, CA
www.ubmdesign.com




About Me



 Self proclaimed applied DSP engineer (DSP-FPGA)

Using MyHDL 6-8
 years more involved
 the last 4 years




Multirate Signal Processing
Filter Design
Fourier Analysis
FFT Structures
Audio Processing
Comm DSP: Bit Syncs, PLLs,
Down/Up conversion
Advanced DSProcessor
Architecutres
Matlab
Python/Numpy/Scipy

Verilog / SystemVerilog VHDL Advanced Digital Circuit Design Synthesis Design Modelsim, VCS, NCsim Modeling, Matlab, Synplify DSP


















What is MyHDL

myhdl

Web definitions

MyHDL is a Python based hardware description language (HDL)..

en.wikipedia.org/wiki/MyHDL

- A Python package which enables hardware description
- Open-source project
- Batteries include (more on this later)



What is Python

python programming language

Web definitions

Python is a general-purpose high-level programming language whose design philosophy emphasizes code readability. Python aims to combine... en.wikipedia.org/wiki/Python (programming language)

What is Python



- A general purpose programming language
 - Growing in popularity
 - Interpreted language (bytecode-interpretive)
 - Multi-paradigm
 - Clean object-oriented
 - Functional in the LISP tradition
 - Structural (procedural-imperative)
 - Extremely readable syntax
 - Very high-level
 - Lists
 - Dictionaries (associative arrays)
 - Extensive documentation



Serious, Who Us?

>>> import this

The Zen of Python, by Tim Peters

Beautiful is better than ugly.

Explicit is better than implicit.

Simple is better than complex.

Complex is better than complicated.

Flat is better than nested.

Sparse is better than dense.

Readability counts.

Special cases aren't special enough to break the rules.


Although practicality beats purity.


•••




Antigravity

>> import antigravity









Light-hearted and Quality



• Story from Steven Levy's book "In the Plex" while Page and Brin were developing their first web crawler they were working with Scott Hassan. Scott moved the crawler from java to Python because Python was more stable

MyHDL Extends Python



- MyHDL is Python
- Using Python constructs to extend
 - Object Oriented
 - Signal, intbv
 - Generators
 - Microthread like, enables concurrency behavior
 - Resumable function that maintains state
 - Decorators
 - Meta-programming
 - Modifies a function / generator
 - @always_seq and @always_comb


Short MyHDL History



- Jan Decaluwe
 - Creator of MyHDL
 - Founder & Board MemberEasic
 - Created MyHDL between2002-2003
- First Release on SourceForge Sep 30, 2003



www.programmableplanet.com



MyHDL ASIC http://www.jandecaluwe.com/hdldesign/digmac.html

Why use MyHDL




- Manage Complex Designs
- New to Digital Hardware Design
- Scripting Languages Intensively Used
- Modern Software Development Techniques for Hardware Design
- Algorithm Development and HDL Design in a Single Environment
- Require Both Verilog and VHDL
- VHDL Too Verbose
- SystemVerilog Too Complicated
- You Been TCL'd too much

What MyHDL is **NOT**



- Not arbitrary Python to silicon
- Not a radically new approach
- Not a synthesis tool
- Not an IP block library
- Not only for implementation
- Not well suited for accurate time simulation







Physical Domain


Levels of Abstraction, Gajski and Kuhn Y-Chart
















Register Transfer


- Register Transfer Level (RTL) abstraction
 - This is the commonly excepted description of mainstream HDLs: Verilog and VHDL
 - Describes the operations between registers

 MyHDL operates at the Register Transfer Level (RTL)



As Discussed

MyHDL extends Python for hardware description



MyHDL Types



- intbv
 - Bit vector type
- Signal
 - Deterministic communication
- Convertible types
 - intbv
 - bool
 - int
 - tuple of int
 - list of bool and list of intby

MyHDL Generators



A Python generator is a resumable function

- Generators are the core of MyHDL
 - Provide the similar functionality as a VHDL process or Verilog always block
 - yield in a generator




MyHDL Decorators

MyHDL Decorators

"creates ready-to-simulate generators from local function definitions"

- @instance
- @always(sensitivity list)
- @always_seq(clock,reset)
- @always_comb

MyHDL Flow



MyHDL Conversion



- MyHDL has a convertible subset
 - Convert to Verilog
 - Convert to VHDL


Pragmatic

Standard FPGA / ASIC flow after conversion



Anatomy of a MyHDL

Module



First Example (second?)



- A counter that generates a strobe
- Small but digestible

- Counter with strobe
 - Has a clock, reset, output strobe
 - Generates a strobe every N ~milliseconds

```
1 def m_strober(clock, reset, strobe, ms=33):
```



Test Driven Design

```
7
         def test_strober():
          """Test the m strober module"""
8
             ms=randint(7,111)
9
10
             clock = Clock(0, frequency=1e3)
11
             reset = Reset(0, active=0, async=False)
             strobe = Signal(bool(0))
12
13
14
             tb clock = clock.gen()
15
             tb dut = traceSignals(m strober, clock, reset, strobe, ms=ms)
16
17
             @instance
             def tb_stim():
18
              yield reset.pulse(13)
19
                 for ii in range(113):
20
21
                     yield delay(clock.hticks*2*ms)
22
                      assert strobe == True
23
24
                 yield delay(23)
25
                 # stop simulation
                 raise StopSimulation
26
```




Make the Test Past

```
from myhdl import *
1
2
         def m_strober(clock, reset, strobe, ms=333):
3
              """Create a strobe every millesecond (ms)"""
4
5
6
             max cnt = int(round((clock.frequency/1000.)*ms))
7
             cnt = Signal(intbv(1, min=0, max=max_cnt+1))
8
9
             @always seq(clock.posedge, reset=reset)
10
             def hdl():
11
                 if cnt >= max cnt:
                     cnt.next = 1
12
13
                      strobe.next = True
14
                 else:
15
                     cnt.next = cnt + 1
                      strobe.next = False
16
17
18
             return hdl
```


First Example Waveforms








Ecosystem





Digital Filter





IIR Type I Digital Filter


```
1
            def m iir type1(clock,reset,x,y,ts,B=None,A=None):
2
            # make sure B and A are ints and make it a ROM (tuple of ints)
                b0,b1,b2 = map(int,B)
3
                a0,a1,a2 = map(int,A)
4
5
6
                ffd = [Signal(intbv(0, min=x.min, max=x.max)) for ii in (0,0)]
7
                fbd = [Signal(intbv(0, min=x.min, max=x.max)) for ii in (0,0)]
                # intermidiate result, resize from here
8
9
                ysop = Signal(intbv(0, min=dmin, max=dmax))
10
                @always seg(clock.posedge, reset=reset)
11
                def hdl():
12
13
                    if ts:
14
                        ffd[1].next = ffd[0]
                        ffd[0].next = x
15
16
                        fbd[1].next = fbd[0]
17
                        fbd[0].next = ysop//Am # truncate (>>)
18
19
20
                    # extra pipeline on the output at clock
                    ysop.next = (b0*x) + (b1*ffd[0]) + (b2*ffd[1]) - 
21
                                (a1*fbd[0]) - (a2*fbd[1])
22
23
24
                    # truncate to the output word format
                    y.next = ysop//Am # truncate (>>)
25
26
27
                return hdl
```



Simulation

Time	71200	ns 71300 ns	71400 ps	500 ns 71600	ns 71,700 ns	71800 ps	1900 ns 72 us	72100 ps	72200 ns
clock									
reset									
ts									
x[9:0]	-+)(99	(212	X-183)-412	(-314)(-327	(-191	(241	(274
fbd(0)[9:0]	-+ \(-43	(-49)-48	(-49	χ-58)(-73)(-92	X-111)(-12
fbd(1)[9:0]	-+ \(-34	(-43)(-49	(-48	(-49)(-58)(-73	(-92	(-11
ffd(0)[9:0]	-+ \(99)(212)-183	(-412	X-314)(-327	(-191	(241)(274
ffd(1)[9:0]	4+ (-196	(99)(212	(-183	X-412)(-314)(-327	X-191	(241
ysop[19:0]	-+ W-24655)(-244	34)(-24746	₩-29520	X-36918	X(-46639	X (−56399	X-61152)(-60
y[9:0]	-43)(-49	(-48)(-49	X(-58)(-73)(-92	X-111	X(-120	χ-1
Y[3.0]	-42W-42	V-40	W-43	W-20	λ-13	Λ-32	W-III	W-150	

IIR Filter Frequency Response




Test Frameworks



- Test frameworks are easy
- Enables new levels or reuse
- Test Driven Design (TDD)
- Existing test environments
 - py.test
 - nose
 - unittest

Example: fpgalink





- Test code
- Application code
- Host interface software
- Connect the host software to the DUT
- Host driver + USB controller
- FPGA logic (HDL)
- External models and checkers
- Physical transducers

https://github.com/cfelton/minnesota

Conclusion



Python

- Easy to learn
- Ugly code matters
- Batteries included

MyHDL

- Hardware description in Python
- Powerful environment, ecosystem
- Manage complexity
- Verification simplified and fun

Resources



www.myhdl.org



- http://www.programmableplanet.com/
- http://www.fpgarelated.com/blogs-1/nf/
 Christopher Felton.php