CE 3320.001 Project

Name: Fernando Portillo

Project Title: Mealy State Machine

Date: November 29, 2022

Table of Contents

1	Proble	em	2
2	Mealy State Machine Designed		2
	2.1	Description	2
	2.2	Mealy State Machine Diagram	2
3	Verilog	g Solutions	3
	3.1	source.v	3
	3.2	testbench.v	6
4	Output		7
	4.1	Vivado	7
	4.2	Command Line (Icarus Verilog)	8

1 Problem

Design a mealy state machine (1 input, 1 output) that is turned on when the input "1010" is obtained.

2 Mealy State Machine Designed

2.1 Description

Mealy state machine can take detect the sequence "1010" and turn on. It can also use previous bits to create a new sequence (overlaps). Resets if the reset is ON (0) mostly seen in the code. Using four states to determine the sequence.

2.2 Mealy State Machine Diagram




Figure 1: Mealy State Machine Diagram

3 Verilog Solutions

3.1 source.v

```
'define CK2Q 5 // Defines the Clock - to - Q Delay of the flip flop.
     module source(reset, clk, in_seq, out_seq);
      input reset;
     input clk;
     input in_seq;
     output out_seq;
     reg out_seq;
8
     reg in_seq_reg;
10
     //----- Defining State machine states -----
     parameter SIZE = 2;
12
     parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;
13
     //----- Internal Variables -----
     reg [SIZE - 1 : 0] state;
16
     reg [SIZE - 1 : 0] next_state;
17
18
     //----- Register the in_seq ------
19
     always @(posedge clk)
       begin
21
         if (reset == 1'b0)
         begin
           in_seq_reg <= #'CK2Q 1'b0;</pre>
         end
25
         else
         begin
27
           in_seq_reg <= #'CK2Q in_seq;</pre>
         end
       end
```

Figure 2: source.v verilog code (Part 1)

```
1 //----- Mealy State machined Code Starts Here ------
2 //Determine the next state for each state in the state machine using the input
3 //sequence given to it. 'next_state' is combinatorial in nature. 1010
4 //-----
  always @(state or in_seq_reg)
   begin
     next_state = 2'b00;
     case(state)
       S0 :
         if (in_seq_reg == 1'b1)
10
         begin
11
           next_state = S1;
12
         end
13
         else
14
15
         begin
           next_state = S0;
         end
17
       S1 :
         if (in_seq_reg == 1'b0)
19
         begin
           next_state = S2;
21
         end
         else
         begin
           next_state = S1;
         end
       S2 :
27
         if (in_seq_reg == 1'b1)
28
         begin
           next_state = S3;
30
         end
         else
32
         begin
           next_state = S1;
34
         end
       S3 :
36
         if (in_seq_reg == 1'b0)
         begin
           next_state = S2;
         end
40
         else
41
         begin
42
           next_state = S1;
         end
44
     endcase
45
   end
46
47
```

Figure 3: source.v verilog code (Part 2)

48

```
1 //-----
2 //register the combinatorial next_state variable.
3 //-----
4 always @(posedge clk)
  begin
    if (reset == 1'b0)
    begin
     state <= #'CK2Q S0;
    end
    else
10
    begin
11
     state <= #'CK2Q next_state;</pre>
13
  end
14
15
16 //----
  //Based on the combinatorial next_state signal and the input sequence, determine the
 //out_seq of the finite state machine.
 //-----
  always @(state or in_seq_reg or reset)
21
  begin
    if (reset == 1'b0)
22
    begin
     out_seq <= 1'b0;
25
    end
    else
   begin
27
     case(state)
28
       S3 :
        begin
30
          if (in_seq_reg == 1'b0)
          begin
32
           out_seq <= 1'b1;
34
          else
           out_seq <= 1'b0;
36
          end
      default :
        begin
          out_seq <= 1'b0;</pre>
40
        end
     endcase
42
    end
  end
44
 endmodule // end of Module Mealy state machine
```

Figure 4: source.v verilog code (Part 3)

3.2 testbench.v

```
module testbench();
      //registers for inputs
2
      reg reset, clk, in_seq;
      //bit stream register
      reg [15:0] data;
6
      //bit shift indicator and output wire
      integer shift;
9
      wire out_seq;
10
11
      //create source module
12
      source seq_detector(reset, clk, in_seq, out_seq);
13
      //{\rm reset} and initial data setup
15
      initial
        begin
17
          shift = 0;
          data = 16'b0010100110101010;
19
          reset = 1'b0;
          #1200;
          reset = 1'b1;
          #60000;
          $display("\n");
          $finish;
        end
27
```

Figure 5: testbench.v verilog code (Part 1)

```
//generate clock
      initial
2
        begin
           clk = 1,b0;
           forever begin
             #600;
             clk = ~clk;
           end
         end
      //handle sequence shift
      always @(posedge clk)
12
         begin
13
           in_seq = data >> shift;
14
           shift = shift + 1;
16
           #50 //wait 50 nanoseconds
17
18
           //print information
19
           $write(in_seq);
           if(out_seq == 1'b1)
21
             $display("\nSequence with or without overlap detected\n");
22
         end
      endmodule
24
```

Figure 6: testbench.v verilog code (Part 2)

4 Output

Output in Vivado differs from the output seen in the command line. Unfortunately, I could not get the Vivado Design Suite to work, it shows all the inputs changing but the output does not seem to change. Command line output if the sequence was detected based on the output wire turning on. That is the correct functionality of the design. The command line shows the sequence up the point it was detected or when the program ends.

4.1 Vivado




Figure 7: overall look of the vivado simulation output



Figure 8: close up look of the vivado simulation output

4.2 Command Line (Icarus Verilog)




Figure 9: icarus verilog command line output using display