

CE 3320.001 Project

Name: Fernando Portillo

Project Title: Mealy State Machine

Date: November 29, 2022

Table of Contents

1	Problem	2
2	Mealy State Machine Designed	2
2.1	Description	2
2.2	Mealy State Machine Diagram	2
3	Verilog Solutions	3
3.1	source.v	3
3.2	testbench.v	6
4	Output	7
4.1	Vivado	7
4.2	Command Line (Icarus Verilog)	8

1 Problem

Design a mealy state machine (1 input, 1 output) that is turned on when the input "1010" is obtained.

2 Mealy State Machine Designed

2.1 Description

Mealy state machine can take detect the sequence "1010" and turn on. It can also use previous bits to create a new sequence (overlaps). Resets if the reset is ON (0) mostly seen in the code. Using four states to determine the sequence.

2.2 Mealy State Machine Diagram




Figure 1: Mealy State Machine Diagram

3 Verilog Solutions

3.1 source.v

```
1      'define CK2Q 5 // Defines the Clock - to - Q Delay of the flip flop.
2      module source(reset, clk, in_seq, out_seq);
3          input reset;
4          input clk;
5          input in_seq;
6          output out_seq;
7
8          reg out_seq;
9          reg in_seq_reg;
10
11         //----- Defining State machine states -----
12         parameter SIZE = 2;
13         parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;
14
15         //----- Internal Variables -----
16         reg [SIZE - 1 : 0] state;
17         reg [SIZE - 1 : 0] next_state;
18
19         //----- Register the in_seq -----
20         always @(posedge clk)
21             begin
22                 if (reset == 1'b0)
23                     begin
24                         in_seq_reg <= #'CK2Q 1'b0;
25                     end
26                 else
27                     begin
28                         in_seq_reg <= #'CK2Q in_seq;
29                     end
30             end
31         end
```

Figure 2: source.v verilog code (Part 1)

```

1  //----- Mealy State machined Code Starts Here -----
2  //Determine the next state for each state in the state machine using the input
3  //sequence given to it. 'next_state' is combinatorial in nature. 1010
4  //-----
5  always @(state or in_seq_reg)
6  begin
7      next_state = 2'b00;
8      case(state)
9          S0 :
10             if (in_seq_reg == 1'b1)
11                 begin
12                     next_state = S1;
13                 end
14             else
15                 begin
16                     next_state = S0;
17                 end
18          S1 :
19             if (in_seq_reg == 1'b0)
20                 begin
21                     next_state = S2;
22                 end
23             else
24                 begin
25                     next_state = S1;
26                 end
27          S2 :
28             if (in_seq_reg == 1'b1)
29                 begin
30                     next_state = S3;
31                 end
32             else
33                 begin
34                     next_state = S1;
35                 end
36          S3 :
37             if (in_seq_reg == 1'b0)
38                 begin
39                     next_state = S2;
40                 end
41             else
42                 begin
43                     next_state = S1;
44                 end
45      endcase
46  end
47
48

```

Figure 3: source.v verilog code (Part 2)

```

1  //-----
2  //register the combinatorial next_state variable.
3  //-----
4  always @(posedge clk)
5  begin
6      if (reset == 1'b0)
7      begin
8          state <= #'CK2Q S0;
9      end
10     else
11     begin
12         state <= #'CK2Q next_state;
13     end
14 end
15
16 //-----
17 //Based on the combinatorial next_state signal and the input sequence, determine the
18 //out_seq of the finite state machine.
19 //-----
20 always @(state or in_seq_reg or reset)
21 begin
22     if (reset == 1'b0)
23     begin
24         out_seq <= 1'b0;
25     end
26     else
27     begin
28         case(state)
29             S3 :
30             begin
31                 if (in_seq_reg == 1'b0)
32                 begin
33                     out_seq <= 1'b1;
34                 end
35                 else
36                 begin
37                     out_seq <= 1'b0;
38                 end
39             default :
40             begin
41                 out_seq <= 1'b0;
42             end
43         endcase
44     end
45 endmodule // end of Module Mealy state machine
46

```

Figure 4: source.v verilog code (Part 3)

3.2 testbench.v

```
1  module testbench();
2  //registers for inputs
3  reg reset, clk, in_seq;
4
5  //bit stream register
6  reg [15:0] data;
7
8  //bit shift indicator and output wire
9  integer shift;
10 wire out_seq;
11
12 //create source module
13 source seq_detector(reset, clk, in_seq, out_seq);
14
15 //reset and initial data setup
16 initial
17     begin
18         shift = 0;
19         data = 16'b0010100110101010;
20         reset = 1'b0;
21         #1200;
22         reset = 1'b1;
23         #60000;
24         $display("\n");
25         $finish;
26     end
27
```

Figure 5: testbench.v verilog code (Part 1)

```

1  //generate clock
2  initial
3  begin
4      clk = 1'b0;
5      forever begin
6          #600;
7          clk = ~clk;
8      end
9  end
10
11 //handle sequence shift
12 always @(posedge clk)
13 begin
14     in_seq = data >> shift;
15     shift = shift + 1;
16
17     #50 //wait 50 nanoseconds
18
19     //print information
20     $write(in_seq);
21     if(out_seq == 1'b1)
22         $display("\nSequence with or without overlap detected\n");
23 end
24 endmodule
25

```

Figure 6: testbench.v verilog code (Part 2)

4 Output

Output in Vivado differs from the output seen in the command line. Unfortunately, I could not get the Vivado Design Suite to work, it shows all the inputs changing but the output does not seem to change. Command line output if the sequence was detected based on the output wire turning on. That is the correct functionality of the design. The command line shows the sequence up the point it was detected or when the program ends.

4.1 Vivado





Figure 7: overall look of the vivado simulation output



4.2 Command Line (Icarus Verilog)

[illegible]