

IV. ORGANIZATION OF OTHER COMPUTER SYSTEMS

Basic Types of CPU





Basic Types of CPU

Accumulator-based

General-purpose Register Type (GPR)

Stack Machine





Accumulator-based Instruction Set

Data Transfer

load addr ; A <- [addr]</pre>

store addr ; [addr] <- A

Arithmetic Operations

add addr ; $A \leftarrow A + [addr]$

sub addr ; A <- A - [addr]

mul addr ; A <- A * [addr]

div addr ; A <- A / [addr]



Accumulator-based Instruction Set

Logical Operations

```
and addr ; A <- A and [addr]
```

or addr ; A <- A or [addr]

not ; A <- not A

not addr ; A <- not [addr]



GPR Type Instruction Set

• Data Transfer

mov dst, src

mov dst, [src]

mov [dst], src

; dst <- src

; dst <- [src]

; [dst] <- src



GPR Type Instruction Set

Arithmetic Operations

```
add dst, src ; dst <- dst + src
sub dst, src ; dst <- dst - src
mul dst, src ; dst <- dst * src
div dst, src ; dst <- dst / src</pre>
```





GPR Type Instruction Set

Logical Operations

```
and dst, src ; dst <- dst and src
or dst, src ; dst <- dst or src
not dst ; dst <- not dst</pre>
```





Stack Machine Instruction Set

Data Transfer

push data ; push immediate

push addr ; push memory variable

pop addr ; pop memory variable

pop X ; pop an address





Stack Machine Instruction Set

Arithmetic Operations

```
add ; push(pop() + pop())
sub ; push(pop() - pop())
mul ; push(pop() * pop())
div ; push(pop() / pop())
```



Stack Machine Instruction Set

Logical Operations

```
and ; push(pop() and pop())
or ; push(pop() or pop())
not ; push(not pop())
```





 Write assembly codes appropriate for each of the three different types of CPU for the following expression:

$$p := ((b + a) * c) / a$$





Accumulator-based

$$p := ((b + a) * c) / a$$





Accumulator-based

$$p := ((b + a) * c) / a$$

load b



Accumulator-based

$$p := ((b + a) * c) / a$$

load b

add a





Accumulator-based

$$p := ((b + a) * c) / a$$

load b

add a

mul c





Accumulator-based

$$p := ((b + a) * c) / a$$

load b

add a

mul c

div a





Accumulator-based

$$p := ((b + a) * c) / a$$

load b

add a

mul c

div a

store p



GPR-type

$$p := ((b + a) * c) / a$$

GPR-type
 p := ((b + a) * c) / a
 mov R0, b

GPR-type

$$p := ((b + a) * c) / a$$

mov R0, b

mov R1, a



GPR-type

$$p := ((b + a) * c) / a$$

mov R0, b

mov R1, a

add RO, R1



GPR-type

$$p := ((b + a) * c) / a$$

mov R0, b

mov R1, a

add RO, R1

mov R2, c



GPR-type

$$p := ((b + a) * c) / a$$

mov R0, b

mov R1, a

add RO, R1

mov R2, c

mul RO, R2



GPR-type

$$p := ((b + a) * c) / a$$

mov R0, b

mov R1, a

add RO, R1

mov R2, c

mul RO, R2

div RO, R1

GPR-type

$$p := ((b + a) * c) / a$$

mov R0, b

mov R1, a

add RO, R1

mov R2, c

mul RO, R2

div RO, R1

mov p, R0





Stack Machine

$$p := ((b + a) * c) / a$$





Stack Machine

$$p := ((b + a) * c) / a$$

push b





Stack Machine

$$p := ((b + a) * c) / a$$

push b

push a





Stack Machine

$$p := ((b + a) * c) / a$$

push b push a add



Stack Machine

$$p := ((b + a) * c) / a$$

push b

push a

add

push c





Stack Machine

$$p := ((b + a) * c) / a$$

push b

mul

push a

add

push c





Stack Machine

$$p := ((b + a) * c) / a$$

push b

push a

add

push c

mul

push a





Stack Machine

$$p := ((b + a) * c) / a$$

push b

push a

add

push c

mul

push a

div





Stack Machine

$$p := ((b + a) * c) / a$$

push b mul

push a push a

add div

push c pop p





More Exercises

• For the following expression, write assembly codes appropriate for each of the three different types of CPU:

$$p := (a/b) + ((b+a) * c)/a$$





IV. ORGANIZATION OF OTHER COMPUTER SYSTEMS

Instruction Set Format



Instruction Set Format

- is the number of operands given to an instruction or opcode
- N-address instruction means there are N operands that need to be given to that instruction
- Most modern computers do not use a single n-addressing for their instruction sets





Instruction Set Format

Here are some possible instruction set formats:

3-Address opcode b a Instruction 2-Address opcode b а Instruction 1-Address opcode a Instruction 0-Address opcode Instruction 1½-Address opcode R а Instruction



add byte[x], al





- add byte[x], al
- A translation of this instruction into a 32-bit machine (for example) can be:

31... 16 15... 8 7... 0
opcode a b





- add byte[x], al
- A translation of this instruction into a 32-bit machine (for example) can be:

31	16	15	8	7	0
opcode		а		b	
31	16	15	8	7	0
00000000 001110	01	00000	0011	00010	0101

• if x=3 and al=21



Basis for Designing an Instruction Set

Shorter instructions are better.

• All instructions should fit into the size of the machine word, that is the number of bits of the opcode and address that the CPU can handle.





• Expanding opcode is a way of determining if a certain instruction set can fit into a machine of a specified machine word length.





• Example: Can an instruction set with the following instructions fit into an 8-bit CPU? (Assume 2 bits are needed per operand)

13	2-address instructions
10	1-address instructions
9	o-address instructions
32	different opcodes





7 6 5 4 3 2 1 0
opcode a b

- If each operand uses 2 bits, there are 4 bits left to represent the instruction. Therefore, there can be at most $2^4 = 16$ different opcodes with 2 operands.
- The 8-bit CPU can handle the first requirement:
 13 2-address instructions





7 6 5 4 3 2 1 0
opcode a b

• The following combinations can be used to represent the 13 instructions:

0000	0100	1000	1100	
0001	0101	1001	1101	X
0010	0110	1010	1110	X
0011	0111	1011	1111	X



• If there are unused combinations 1101, 1110 and 1111, they can be used for the next requirement: ten 1-address instructions

```
7 6 5 4 3 2 1 0
opcode a
```

1101 0 0 1101 0 1 1101 1 0 1101 1 1



7 6 5 4 3 2 1 0

opcode

3

```
1110 0 0

1110 0 1

1110 1 0

1110 1 1

1111 0 0

1111 1 0

1111 1 1
```



 Again there are unused combinations, but are they enough for the last set: 9 o-address instructions

7 6 5 4 3 2 1 0

opcode

 1111
 1
 0
 0

 1111
 1
 0
 0

 1111
 1
 0
 1

 1111
 1
 0
 1

 1111
 1
 0
 1



 Again there are unused combinations, but are they enough for the last set: 9 o-address instructions

7 6 5 4 3 2 1 0

opcode

 11111
 1
 1
 0
 0

 11111
 1
 1
 0
 1

 11111
 1
 1
 1
 1

 11111
 1
 1
 1
 1



 Another Example: Can an instruction set with the following instructions fit into a 16-bit CPU?

anddrace instructions

15	3-address instructions
14	2-address instructions
31	1-address instructions
16	o-address instructions

76 different opcodes





• First let us consider the fact that if we have 16 bits, we can divide these 16-bits into four so as to contain the opcode and three operands.

15 12	11	3 7	4	3)
opcode	a	b		С	

• The operand can be given four bits each. The opcode is four bits as well. In this case, we see that we can have only 24 different opcodes.



• So, can an instruction set with the following instructions fit into the 16-bit CPU?

15	3-address instructions
14	2-address instructions
31	1-address instructions
16	o-address instructions
76	different opcodes





• If each operand uses 4-bits, there can be 16 3-address opcodes for the machine.

15... 12 11... 8 7... 4 3... 0

opcode a b c

So it can handle the first requirement:
 15 3-address instructions



• Second requirement:

76

15	3-address instructions
14	2-address instructions
31	1-address instructions
16	o-address instructions

different opcodes





- Combinations 0000-1110 are used for the 15
 instructions. Notice one unused combination 1111.
 We will use this remaining combination to expand
 the opcodes for the other instruction formats.
- For the 14 2-address instructions, the opcode expands occupying the 4-bits earlier given to one of the three operands.

15... 8 7... 4 3... 0
opcode a b





- Combinations 1111 0000 1111 1101 are now used for the 14 instructions.
- This time, there are two unused combinations 1111 1110 and 1111 1111.
- Again, we will use this remaining combinations to expand the opcodes for the other instruction formats.





• For the 31 1-address instructions, we will have:

15... 4 3... 0 opcode a

1111 1110 0000

• • •

1111 1110 1111

1111 1111 0000

• • •

1111 1111 1110

16 1-address instructions

15 1-address instructions



Now for the 16 o-address instruction:

15...

opcode

Unused from previous format: 1111 1111 1111

1111 1111 1111 0000

• • •

1111 1110 1111 1111

16 o-address instructions





• Design an expanding opcode to allow all of the following to be encoded in a 36-bit instruction.


7 instructions with two 15-bit addresses and one 3-bit register number

500 instructions with one 15-bit address and one 3-bit register number

50 instructions with no addresses or registers







- If 3 bits are left for the opcode, we could have 8 possible combinations for it.
- Since we need 7 instructions of this kind, we have one combination left to use in the next format.





 Design an expanding opcode to allow all of the following to be encoded in a 36-bit instruction.

7 instructions with two 15-bit addresses and one 3-bit register number

500 instructions with one 15-bit address and one 3-bit register number

50 instructions with no addresses or registers





35	33 32	18	17	3	2	0
	op2		ado	dr	reg	
3 bits	15 bits		15 b	its	3 bits	
(111)						


- The unused combination 111 will now be the starting address of the next format.
- Since there are now only 2 operands, there is an extra 15 bits which can be used for the 500 instructions.



35	18	17 3 2	2 0
	op2	addr	reg
3 bits	15 bits	15 bits	3 bits
(111)			

- However, 9 bits are enough to accommodate 500 instructions for this format.
- Therefore, there are still many unused combinations which can be used for the last type of instruction.






 Again, remaining combinations will be used for the last format needed.







• Here, 6 additional bits are necessary to accommodate the last 50 instructions.

