
# CMSC 132: Computer Architecture

Asst. Prof. Reginald Neil C. Recario rncrecario@gmail.com
Institute of Computer Science
University of the Philippines Los Baños

• This slide set is from <a href="http://www.c-jump.com/CIS77/CPU/VonNeumann/lecture.html">http://www.c-jump.com/CIS77/CPU/VonNeumann/lecture.html</a> with some minor changes done.


- John von Neumann described the model in 1945
- Three main blocks:
  - Central Processing Unit (CPU)
  - Memory
  - o I/O
- Blocks are connected by a system bus
- Registers are the most prominent items of the CPU



#### Types of Buses

- Address Bus bus specifying physical memory address
- Data Bus bus for transferring data
- Control Bus bus used in device communication


- Components of the VNCM:
- Memory storage
- Processing Unit information processing
- Input information from an interface going to the computer
- Output information from the computer to an interface
- Control Unit regulates task performance making sure that instructions are executed properly



- Memory:
- Memory Address Register
  - Register storing memory address pointing to where data will be fetched or stored
- Memory Data Register
  - Register containing the data to fetched or stored from the computer storage

- Memory Communication (Reading):
  - The address of the location is put in MAR.
  - The memory is enabled for a read.
  - The value is put in MDR by the memory.

- Memory Communication (Writing):
  - The address of the location is put in MAR.
  - The write enable signal is asserted.
  - The value in MDR is written to the location specified.





- Component that performs the arithmetic and logical operations
- Input: Integer Operand(s), Status, Opcode
- Output: Status, Result


#### ALU

#### • Status:

- Carry Out result of excess in additional operation, borrowing in subtraction or overflow
- Overflow exceeding allowed bus range
- Parity indicator of whether the number of bits is odd or even (even parity, odd parity)
- Negative indicating the operation result is negative
- Zero indicating a zero value input

#### • ALU Operations:


- Arithmetic Operations
- Bitwise Logical Operations
- Shift Operations




#### Data-path

- Linking of hardware units such as ALU, registers and memory
- Bit flow is controlled by gates (on/off) through microinstructions

#### A Simplifed Datapath






- Memory Operations
  - There are two key operations
    - ▼Fetch (address)
      - oReturns the value
      - Value at the given address left unchanged
    - ⋆Store(address, value)
      - •Writes a (new) value on the specified address

#### Memory

- Such cases of random-access is called RAM
- Those that non-volatile or read-only is called ROM

#### Memory Operations:



#### fetch (addr):

- Put addr into MAR
- Tell memory unit to "load"
- Memory copies data into MDR


#### store (addr, new-value):

- Put addr into MAR
- Put new-value into MDR
- Tell memory unit to "store"
- Memory stores data from MDR into memory cell.

#### MAR and MDR

- Memory Address Register
- Memory Data Register

- MAR is connected to the address bus.
- MAR is "the only way" for the CPU to communicate with address bus.
- Tri-state buffer between MAR and the address bus prevents MAR from continuously dumping its output to the address bus.
- MAR can hold either an instruction address or a data address.




- MDR Stands for memory data register.
- **MDR** is connected to the data bus.
- Data can go in both directions: to and from memory,
- Therefore, **MDR** can load its data from
  - the data bus (for reading data)
  - o one of the CPU registers (for storing data.)
- A 2-1 MUX circuit selects input from one of the two.

- ALU
- Processing unit is hardware that implements Arithmetic and Logical Operations
- **ALU** stands for *Arithmetic and Logic Unit*, capable of performing
- ADD, SUBTRACT, AND, OR, and NOT operations.

#### • ALU

- The size of input quantities of ALU is often referred to as *word length* of the computer.
- Many processors today have word length of 32 and 64 bit.
- Processing unit also includes a set of **registers** for *temporary storage* of data and memory addressing.

#### • ALU



#### ALU and the Word Length

- The size of quantities processed by ALU is the *word* length of the computer.
- The word length does not affect what a computer can compute.

#### ALU and the Word Length


- A computer with a smaller word length can do *the* same computation as one with a larger word length...
  - o ...but it will take more time.
- For example, to add two 64 bit numbers,
  - o word length = 16 takes 4 adds.
  - o word length = 32 takes 2 adds.
  - o word length = 64 takes 1 add.

- CU (Control Unit)
- Manages the Processing Unit.
- Implemented as FSM.
- FSM directs all activity.
- Clock-based step-by-step precessing, cycle-by-cycle.
- FSM is controlled by the
  - Clock signal
  - Instruction Register
  - Reset signal

- Control unit includes
  - Instruction Register IR
  - Instruction Pointier IP (aka Program Counter PC)
- FSM outputs of the control unit,
- shown by dash lines, have two purposes:
  - Control processing that takes place inside the ALU.
  - Authorize read/write gate control of the CPU datapath.

#### • Input/Output

- I/O controller provides the necessary interface to I/O devices.
- Takes care of low-level, device-dependent details.
- Provides necessary electrical signal interface.



#### Input/Output Ports

• Processor and I/O interface points for exchanging data are called I/O ports.


- Input/Output Ports
- Two ways of mapping I/O ports:
  - Memory-mapped I/O:
    - ▼I/O ports are mapped to the memory address space.
    - ➤ Reading/writing I/O is similar to reading/writing memory.
    - **▼**Can use memory read/write instructions.
    - ×Motorola 68000 uses memory-mapped I/O.

- Input/Output Ports
- Two ways of *mapping* I/O ports:
  - Isolated I/O:
    - **▼**Separate *I/O* address space.
    - ▼Intel 80x86 processors support isolated I/O.
    - ➤ Requires special I/O instructions, like IN and OUT on x86.

- Input/Output Address Space
- Pentium x86 provides 64 KB of I/O address space.
- Can be used for 8-, 16-, and 32-bit I/O ports.
- Combination cannot exceed the total I/O address space, can have either
  - o 64 K 8-bit ports
  - o 32 K 16-bit ports
  - o 16 K 32-bit ports
  - A combination of these for a total of 64 KB.

- Input/Output Address Space
- I/O instructions do not go through memory *segmentation* or *paging*.
- I/O address refers to the physical I/O address.

- Console Input/Output in Protected Memory Mode
- Using console in Protected Memory Mode:
  - Keyboard input
  - Console display output
  - Ascii character encoding



### Instruction Processing

- Central idea of von Neumann model is that both program and data stored in computer memory:
- Program is a sequence of instructions
- Instruction is a binary encoding of operations and operands



- :For example, an arithmetic expression
  - $\circ$  -a + b \* c
- could be computed by a program with three machine instructions

### Instruction Processing

```
neg ax ; negate (multiply by -1)
imul bx, cx ; multiply and store result
in bx
add ax, bx ; add and store result in ax
```

where NEG, IMUL, ADD are arithemtic instructions, **AX**, **BX**, and **CX** are operands.


- Instruction Processing
- Instructions are most basic units of processing.
- Instructions are executed under control of the control unit.

### Instruction Components

- Instruction in memory has two parts: opcode and operands.
- The opcode identifies the operation that instruction does

### Instruction Components

- The operands are subjects of the operation, such as data values, registers, or memory addresses.
- Due to variety of opcodes and operands, instructions may occupy different sizes of bytes in memory.
- Instructions with no operands can have *implied* operands, those that are not explicitly shown.



### Instruction Components

- The operands are subjects of the operation, such as data values, registers, or memory addresses.
- Due to variety of opcodes and operands, instructions may occupy different sizes of bytes in memory.
- Instructions with no operands can have *implied* operands, those that are not explicitly shown.

### Reference(s):

- \_\_\_\_\_. <u>http://www.c-</u> <u>jump.com/CIS77/CPU/VonNeumann/lecture.html</u>
- Hennessy, J.L., Patterson, D.A. Computer Architecture: A Quantitative Approach (4<sup>th</sup> Ed)