



Boolean Expression

> circuit diagram



Kand

now the other way ...



ABC + ABC + ABC + ABC

A	B	C	Y
0	0	0	0
0	0	T	O
0	1	0	0
0	1	1	1
1	0	D	0
L	0	ſ	1
1	1	D	1
1	f.	(1


circuit diagram ->

Bollean expression


-> truth table


Another example with inverting logic

Ground convert it first => De Morgans Law



"Pulling bubbles"







Profagation delays:

INV INS AND 4NS OR 4NS NAND 3NS

Inverting logic is Faster



To optimize non inverting logic can add 2 bubbles to the end and then push one of them through the circuit



$$F = \overline{ABC_0} + \overline{ABC_1} + \overline{ABC_2} + \overline{ABC_3}$$

Question: Pick
$$C_0, C_1, C_2, C_3$$
 to make $F = A \oplus B$

Now
$$A = 1 B = 0$$
 desired = 1
$$C_1 = 1$$

Sum of Products For ABB

$$\int_{0}^{\infty} \frac{1}{(z=1)^{2}}$$

 $=> C_0 = 0$ $C_2 = 0$ => $C_1 = 1$ $C_3 = 1$ We can compute any boolean function by setting a cz cz cy

3/3

6.004 Lecture

Synthesis of Combinational Logic

Sum of products

Take outputs where Y is one. AND all inputs and OR All once

Reduction: dA+dĀ=L

Logic Synthesis I

AND | Universal. Can combine to make any gate INV)

Simplification

Karnaugh Maps - another way to do reduction

K-MAP



- For each group see what remained constant

F = CA + AB

Universality


MANI) GATE IS UNIVERSAL

aka can make AND OR, INV out OF NAND

1/3

$$\sim F = \overline{A} + \overline{B} A + \overline{B} \overline{A}$$

A) Draw single CMOS gute that computer F $F = \overline{A} + \overline{B} \overline{A} + \overline{B} \overline{A}$ $= \overline{A} + \overline{B} \iff NAND$



B) Make a kay that computes F

A B OO I I OO OI I OO O

6.004 Lecture

Fernando Trujano

Sequential Logic : Adding a little State


(ombinational us Sequential logic

Y no outputs depend on previous outputs


Storing state

Capacitois - need to keep refreshing, not reliable


Feedback - - Could get stuck in a third "in between" state.




Flip-Flop Z -Made out of two latches. Prevents cycle think car gate example From lecture



Never a direct connection From O to Q





Important Equations

Flip Flops



Tsetup: How long before rising edge minput most be held valid

Thold .

1 after

For all pairs of registers in circuits:

Vlemorize These V

Thold reg 2 < Top reg 1 + Top logic contamination delay

(2)


Tour > Tpo regl + Tpo logic + Tsetup reg 2

For all paths from external input to reg

Tsetup in = Tsetup reg + Tpo logic (3)

(4)


Tholdin = Thold reg - Too logic



CD	IPO	15	14
3	5ns	-	-
1	3	2	2
	?	? 5ns	? 5ns - 1 3 2

Find Teo: 2 < 1 + ? = 1 Equation (1)

Equation (2) min CLK: Touc > 3 +5 +2 = 10



Fin CLK cycle:

TCLK > (2.1)(2) + 1.8 + .8

Tsin = .8 + (2.1)(2)

longest PD from imput
to register
and be different

THM= , 15- (.4×2)

(hose longest possible PO between any two pairs of registers

would testill work if we use dieg 2?
idte do Hlater

2-1) 2-1) 2-1) 2-1) 2-1)

Cout = AB+ACIN +BCIN

AB ACIN BUSH

A* + B* + C*

AB ACIN BEIN

A B C

Sequencial Logic

For all pairs of connected registers (reg, →regz)

Thold regz

Tro reg + Tro regic


Tak & Tporegi + Tpo logic + Tsetyp regz To -> shortest path

For all paths from an external input to register

Tpo > longest path

Tsetup in > Tsetupreg + TpD logic

Tholdin > Tholdreg - TcD logic



TH 4 .2 +0


Tour 2 Zns + (.2+1+2.2)+.6=6

Tsin > .6 ns + (1+2.2) = 3.8

THIN = .2 - .2 - 0

	Tco	TPO	Ts	Tet
inv l rand 2 nor3	.1 .2 .4 .2	2.2	- 5 .6	- 11 2

This noton quiz 1



metastability will always resolve - not resutant to nowe.

Asynchronous Arbiter - not synchronized with dock \$\nothing{\text{kounded time}}\$

which botton was pressed first

Pulse synchronizer: Registers in a row => delay
(5 the more you want, exponentially
more likely to resolve metastate

Finite state machines

2/2

- Moore - Mealy - Equivalence

Topics + key Terms

Information

- -Info resolves uncertainty
- -Huffman Code
- -Two's complement
- Hamming Distance
- Error correction + detection

EX: F2013 P1 , 52014 PZ , 52012 P1(0)

Digital Abstraction

- -Signal validity
- -Noise margins
- -Buffer + Inverter
- Ly non-linear VTC gain >1
- -Static Discipline

Ex. F2013 PZ, F2014 P3

CMOS

- FET ~ Voltage controlled switch
- NFETs in pulldown
- PFETs in pullup
- Naturally inverting
- tpp, Ptcp
- Leniance

EX SZO12 P4, SZO12 P1 (E) SZO14 P1(A) F2009 P4

Logic Synthesis

- Truth Tables
- Sum of products
- -Table Lookup Low/ MUX Low/ ROM

Ex 2013 PS (A, ()

Sequential Logic

- -Latches
- Registers
- Lo Tpo, Tco
- Dynamic discipline 5 Tsetup. Thord
- -Clock constraints

EX F2013 P4, S2013 P5 (E)

Sample Problems + Notes

Information

- 1) Write -37 in 2's complement
 - (1) Write 37 in binary : 00100101
 - © Negate 37 \$\to\$ Flip every bit and add |
- 2) Optimal Encoding:

Hoffman Encoding - lowest probability get longer encoding

O. Take two events with lowest prob and link together
C-Add their probabilities in new event
Repeat *Events always at leave;

3 Assign bits for each branch

Entropy = (Pr. # bits to - Prz#". 2 ...)


Average #bits For Friends variable length encoding

Hamming Distance . # different bits < Take min of all pairs who many last changes to have another valid signal

detect N bits: N+1 haming code

correct Nbits: 2N+1 "

Digital Abstraction



Noise Margins


and have widest margins. Sinputs more lenient than

VOH = 1


ViH= .75

VIL = ,5

VoL = , 25



PFETS : conduct when O Pullup



Sequential Logic

Register:

Tserup: before rising edge: hold D input stable and valid
THOLD: after rising edge: "

6.004 Notes Review Quiz 1

Information

```
Information recieved: I(x_i) = \log_2(V_{Pi}) bits

if data reduces N equally likely > M I(data) = \log_2(N_M) bits

Entropy: Avg amount of info recieved. I(x) = E(I(x)) = \sum_{i=1}^{N} P_i \cdot \log_2(R_i)

Avg < Entropy => not enough info

" => Perfect

=> OK, inneficient

Encoding Numbers: 2's complement: high order bit carries negative weight

-A = V(X) = V(X)

Thurston Algorithm. (reate optimal encoding: V(X) = V(X)

and V(X) = V(X)

Repeat

Label branches

Error Petection + (orrection:

Hamming distance: # different bits
```

Digital Abstraction


Voltage signals easily affected by noise -allow inputs to have more "Freedom" than outputs to account For noise

Defect E errors: HD = E+1 (orrect E errors: HD = ZE +1



Static discipline: valid input -> valid output

VTC - Voltage Transfer Characteristic measures static behavior



Slope - gain of combinational device

$$\begin{array}{c} A-1 \\ B-1 \\ \end{array} \longrightarrow \begin{array}{c} A-0 \\ \end{array} \longrightarrow \begin{array}{c} B-B \\ \end{array}$$

If one conducts the other doesn't &

How to design

· (onstruct pullup for when F=0 then build complement · (onstruct pullup for when F=1

Timing: Propagation delay Tpo: Upperbound valid inputs -realid outputs Contamination delay Tco: Lowerbound invalid inputs -> invalid outputs Lemance can produce valed outputs when a subset of inputs have been stable

Naturally Investing. Rising input can only cause falling output. (Single cinos sate)

O > 1 => 0 > 1 - not a single (MOS bate)

For a single gate: changing intput to 0 For a single gate changing intput to 1 can only change output to 0

only use in pulldown

only use in pullup

Logic Synthesis

De-Morgan's Law: $\overline{A+B} = \overline{A} \cdot \overline{B}$ $\overline{A \cdot B} = \overline{A} + \overline{B}$

Boolean Logic: AND: AB

Inverter: A-Do-A

AND: A-1)-AB

OR:

Universality: Can use gate to make inverter, and, or => can make any sum-of-products

Logic Simplification: ab + āb = b (a+b)(ā+b) = b

THOLD Rz = Tep R, + Teo logic TOLK = THOR, + TOD LOGIC + TSETUR PZ INR THETUPI = THOURR + TRO logic THOLD I - THOLPR - TOO logic

THOLDRA = TeoRi + Teologic

RARZ

THOLORZ & TORI + Toologic

TCLK & TPDR, + TPD logic + TDD SET RZ

I->R

TSETUPJ = TSETUPR + TPD logic

THOLOF = THOLOR ## -Teo logic

Rr->Rz

THOLD Rz = TeoRi + Teologic

Teix = TPD Ri + TPO layre + TSET Rz

T->R

Terus = Terus R + TPU Payre

THOLD I = THOLD R-TEOlogic

THOLD I = THOLD R-TEOlogic

Pipelining

Processing several generations of inputs in parallel

To combinational

Latency -> how long For input to get through system = tpo E

Throughput -> rate at which outputs produced = 1/400

Check For well-formed prpepine.

- Every path from input > out put should have k registers

Quiz I Hint

-In Problem 4 one of the answers is none

* Do lab 4 before Quiz II

Beta Architecture

Types of Memory:

Registers

- .32 registers. Each 32 bits august wide
- · Labled with names: RD, RI, RZ... R31
- · Special Rogisteis: RZ7... R31 discards what you write a lways get 0.
- · Small, Faut, expensive temporary "scratch space"

Memory (RAM)

- stores program instructions
program variables (brg)
- stack

Disk

· Store File, apps

Mer Mer	no ry
16th address	value = DXFT
0×0 0×4	0x FFFF 00 6 32 67 word
starts at byte	: add1035 4

(ompiling

Assembly Language

10110 Machine Code

LD(R31, 0x4, R) $RI \leftarrow 0x111111111$

(abel	.= 0 x 0 ADDC (R31, N, R0) LD (R0, 8, R31) Ox 84 ADDC (R31, X, R2) SRA (R1, R2, R3)	0x 1 4	Registers RO $\leftarrow 0$ RI $\leftarrow 0$ RZ $\leftarrow 0$ R3 $\leftarrow 0$
	5T(R3, 0x4, R0) ST(R0, 0, R31)		
	HALT() = DX 2000 N: LONG (DX 12343678)		to addressof2000
	LONG (OX DEADBEEF	0	

Memory),
address	valuer
0x0 0x4	0x181Fz600
. re . re . re	
0x2000	0x12345678 0xDEADBEEF
0×5008	QEDEVEDEDED.

P((program counter) - which address in memory the processor is currently interpreting as a program instruction label = PC + 4 + 4*SEXT (literal)

Example:	memo	(4	Registers
, = 0x0	address	value	
LDR (a,RO) JMP (RO,RI) a: LONG (O×C) BEQ(R31, end,R31)	0 4 8 C	0x000000C	RO = \$ WE DXC RI = 9 9/8 0x10
ADD C (RD, 1, RO) end: HALT()	18	ADDC	

1) Translate instructions and write to memory

1) Run instructions


Men	value	Registers RO ← RI← RZ ←	For it	1,2,3] n range(len(a)) aC:J = aCiJ + 1 1J = = 1 : aCoJ = 0 a[2] = 0	
1/2	a: LON	x FO & some location in memory NG (OXI) NG (OXZ) initialize array	OR	$RO \leftarrow OxFO$ $ADDC(R31,1,R1)$ $ST(R1,0,R0)$ $ADDC(R31,1,R1)$ $ST(R1,4,R0)$ (1 Store at RO+4) $ADDC(R1,1,R1)$ $ST(R1,8,R0)$	

```
then:
       // index i = R1
       11 away base RO = 0 x FQ
       11 array len = 3 RZ
      ADD((R31, 3, RZ) // len = 3
      ADD((R31,0,R1) /1:0
      (MPEQ(RI, RZ, R3) // R3 ( i = = len )
beg-loop: BNE (R3, end-loop, R31)
Edon't case about storing 12+4
      MULC (R1, 4, R3)
For
                           11 R3 E : x4
      LD (MOR3, OXFO, RY) 11 RY (- aci)
      ADDC(R4,1,R4) 11 R4 = aE:3+1
       ST(R4, OxFO, R3)
      ADD ((RI, I, RI) // ; tt
BEQ(R31, beg-loop, R31) // can also JMP (beg-loop, R31)
end-loop: LD (RO, 4, RI) // RI ( aCI]
       CMPEQC(R1,1,R2) 1/R2 4 ac13 == 1
       BEQ (RZ, else, R31)
      ST(R31, 0, R0)
      UMP (end 3, R31)
  else: ST (R31, O, RO)
  end: HALTCI
```

6.004 Recitation

ternando Irujano

Quiz:



Si	9	51	out	
56	0	Si	1	
50	U	50	1	
5,	0	52	0	
SI	Ü	50	O	
Sz	0	52	T	
Sz	1	Si	1	

Stack Detective

- · Think about c and trace excecution
- Assembly think about pattern it creates on stack
- -label given stack w/pattern
- · Address stack w/BP's
- determine which activation records go w/ which function calls

11RO E MUL (RO, RI, RO) factorial: PUSH (LP) BEO(R31, rtn, R31) PUSH (BP) ADD ((R31, 1, e0) MOVE (SP, BP) pop(RI) ALLOC (1) a: DEALLOC (1) PUSH (RI) MOVE (BP. SP) b: POP(BP) LD(BP,-12, RO) 11 RO ← X Stack Pathill POP (LP) arg0 (*) BEO (RO, An1, R31) 11 RI EX LI) (BP, -12, RI) 11 RO 6 X-1 SUBC (RO, 1, RO) BP-> X-1 1/4 ST (KO, O, BP) 11 RD arg 0 = X-1 LD(BP, O, RO) SP > X PUSH(RO) BR(Factorial BP) DEALLOC(1)

```
stack
                                   f(3)
        404
                   110
        408
                  380
        40C
     > 410
                    2
         414
                                         LP's usually repeated
                   2
         418
                   168
         411
                                BP-F(2)
         420
                   410
   BP -> 424
                                                                BP?
                                                                       0x438
                     3
                                RI
          428
                                                                105
                                                                       Dx 440
          47C
                                                                LP?
                                                                       Ox 168
                    168
          430
                                                                ROZ
                                                                       Oxl
                                    - FCI)
                    168424
          434
                20-20424 NOR O
                                                                return value
    BP- 438
                     D4112
           431
                                                                                           PC+4
                                    -F(o)
                       0
           440
                                                       address of original call f(3)?
                                                                                          = 0x108
   + FFO (unsigned v, in+ 6) {
                                                           ORINO En
         if (v == 0)
                                                           67 NOX 0x190
               3555
          else
                                                            (Recall PUSH POP take
            return FFO( v>>1,6+1) :-
                                                                  2 instructions each
                                 BR(ffo, LP)
DEALLOC (2)
     PUSHLLP)
ffo:
     PUSH (BP)
                                                                          original call from 300
     MOVE (SP, BP)
                                                             Stack
                              Itn: POPCRI)
      PUSH(RI)
                                                               310
                                                                          154
                                    MOVE ( DP, SP)
                                                                    BP BP->006
                                                               100
      LD ( BP, -16, RO) 1804
                                                                                      F(3,16)
                                                               FFF
                                     POP(BP)
      LD (DP, -12, RI) // RIEV
                                                                         003
                                                               OOF
                                     POP(LP)
                                                               013
      BEQ (RI, rtn, 1231) Ilrent
                                                               208
                                                                      LP
                                      JMP(LP)
                                                                                        RIT
                                                               120
                                                                      BP
      ADDCCRO, 1, ROL
                                                                                        BPT.
                                                                                              0×168
                                      stack pattern
                                                               OIB
                                                                      121
                                                                                        LP3
                                                                                             0x208
      PUSH (RO)
                                                                      B
                                                                                        SPY
                                                               000
                                                                                             Ux160
                                                                      P
       SHRC[RI,I,RI]
                                                               208
                                         LP
                                                                                        bcs. Outa
                                                                       3P
                                                               140
                                         BP
       PUSH (RI)
                                                                       RI
                                         121
                                                               ODD
                                                         154
                                                                            F(6,17)
                                                               006
```

2/2

FSMs

· Moore FSM (state > output)

· Mealy FSM (state + input > output)

· Represent states w/ binary

State equivalence

Synchronizing sequence

Synchronizing Inputs

arbitrer vs combinational can't time-bound arbiters meta stable state

Pipelining

· Latency and throughput

· K-stage pipeline

Kreg on each data path

Interleaving

Beta ISA Assembly

Instructions and formats

Assembler: fext File > Ostls

-Assembly language

walves, symbols, labels, macros

L) pseudo instructions

La dot notation

4) defining memory values

L> (LON6)

Stacks + Procedures

Just a block of momory

SP, BP help keep track

SP(R29) = next usable loc

BP(R27) = first stack loc

Stack Macros

Ly PUSH, POP, (DE) ALLOCATE

Linkage contract: LP=R29

Ly use calling procedure


Quiz stoff

· Hard · Do stacks reprocedures online practice problems

Finite state machine

Sample problem FZ013 QZ PZ

State	Input	Next St.	Output
A	0	E C C	0
A	l	C	0
R	0	C	1
B C C	0	B	(0)
C		6	0
D		F	0
	0	B	
U		1000	100
DEE	0	A	0
E	1	D	0
F	6	C	0
F	1	D	0



- 1) Fill in the blanks
- 2) Is there a synchronizing sequence Ly Sequence that reaches O From any state? Sequence: 10
- J) Merge?

 Equivalence: Same inputs produce same result

 B-D: Same output 1→B 0→C

 BD-F:

Merge: BDF

nox throughput = Imin adridely for output = 1/4

-isolate components with loggest PD < Bottle neck
latercy 5x4 = 20

5 stage pipeline
longest path input > output

has to go through 5 pregisters

No pipe lining

Throughput: 1/14

Latency: 14

with p-lining

Throughput: 1/4

latency: 20

Beta ISA Assembly

```
.=0 // Next line 130

0 ADDC (r31, N, r0) // r0 \( -0 + 2000 \)

4 LD (r0, 8, r1)

8 SRAC(r1, 4, r2)

C ST (r2, 4, r0)

10 HALT()

.= 2000

2000 N: LONG (Ox 12343678)

LONG (Ox DEADBEEF)

2008 LONG (Ox EDEDEDED)

2000 LONG (Ox ODOGOO 4)
```

Stacks and Procedures

6.004 Quiz II Practice

```
- Fall 2012 Q3 PZ
                                                       : log2: PUSH(LP)
                                                                PUSH (BP)
                                                                MOVE (SP, BP)
         int ilog2 (unsigned x) {
                                                                Alloc (1)
                 unsigned y
                                                                PUSH (RI)
                  if (x == 0) retun
                   else &
                                                                LD(BP,-12, RO)
                         y = x>>1
                                                                BEQ(RO, rtn, R31)
                         return ilog 2 (y) +1
                                                                LD (BP -12 RI)
                                                                SHRC(RI,I,RI)
                                                                ST (RI, 0, BD)
                                 ilay 2 (5)
                            call
                                                                LD (BP, O, RI)
                  callered pushed into stack
     STACK
                                50: x = 5
                                                                PUSH(RI)
          5
                 X
                                     V=5>>1=22
                                    return : lay Z (2) +1 /1=3
                 LP
         110
                                                                BR(ilog 2, DLP)
  DP ->
                BP
                                         X= 2
                                                           168
                                                                DEALLOC (1)
 10
                     MALLOC 1
          20
                                         4=2>>(= 12
                                                           160
                                         return ilaye(1) +1
                                                                ADD ( RO, 1, RO )
                RI
           2
                 X
                                                          rtn: 174
 10
                                                                 POP(RI)
          168
                LP
                                             X = |
                                                        XXX 178
                                             Y=1>>1=0
                BP
                                                                 DEALLOC (1)
 70 3P ->
                                             return ilagion+1
                                                                 IN OVE (OP, SP)
     24
                 y
                                                X=0
                                                                  pop(DP)
                RI
 28
                                                return 0
                                                                  POP(LP)
 20
                 X
                                                                  JIMP (LP)
 30
          168
                 LD
 )4 BB >>
                 BP
           24
                                   RO= 1
 38
                 Y
            0
                                   SP = 40
 30
                 21
                                  BP = 38
  40
            0
                                  LP= 168
  _{\rm SP} 
ightarrow
                                  XXX = 178
```

Stacks and Procedules Trunctions

Stacks

-push - putting thing in stack

- pap - remove most recently pushed element

- stored in dedicated part of RAM

Activation Records/stack frame

Spart of stack that belongs to particular instance of function

- Holds all info needed by a single procedure call

- input arguments

- return addressed

- local variables / registers

P((Program controller): which address in memory we are currently interpreting as an instruction

SP (Stack pointer): Points to next promot open pot on stact

Push (Rx): Man[SP] = RX

BP = SP+4

Pop SP L SP-4

RX L Mem[SP]

Dealloc (n): RARE SPE SP-(4m)

BP (Base pointer) Points to tegenning of current activation record, value is the address of previous base pointer

LP (Linkage pointer): old PC

```
- caller - doesn't use RO for anything important
          - push arguments in stack on reverse order
           -BR (F, LP)
   callee - push LP
          - pun BP
          - move BP up to SP
          - save registers do procedure -> put answer RO
           - restore all registers & restore
             - move SP to BP
             - Pop BP
             - Pop LP
             JMP (LP)
  Lxample
                                       .0x400
     clef sum (n)
         if n == 0 return 0
         return 1 + sum(n-1)
     sum (2)
  .=0 x00 //code
  PUSH (LP)
  PUSH (BP)
  MOVE (SP, BP)
  PUSH(RI)
   PUSH(RZ
   LD (BP.-12, RD) 1/ Load arg 1
2/3 ADDC (RI, O, RO)
```

```
POP(RZ)
            POP CRI
          MOVE (SP. BP, SP)
                          Ildable check
          POP (BP)
           POP (LP)
           JMP (LP)
  skip: sub ((RI, 1, RZ)
          PUSH (RZ)
BR (SUM, LP)
DE ALLOC (1)
           ADP(RI, RO, RO)
             (MOVE CBR SP)
             POP (BP)
             POP (LP)
             JUMP (LP)
     . = 0x0
         ADDC (R31,2,R1)// R1 +2
0x 0
                                           Il Push taker 2 lines (it's a macro)
        PUSH (RI)
       BR(sum, LP)
ONC
        DEALLOC (1)
OKIO
      HALTCI
0x14
```

Cache


registers - scratch space, arithmetic manipulation

cache - small but Fast, near CPU. - Store things we might use again.

RAM - stack, program instructions, variables

Disk - everything else

 $\mathcal{L} = \text{hit rate} \quad (\text{probability of cache hit})$ $tavg = \mathcal{L} + (1 - \mathcal{L}) (\text{traine + tmem})$ $\Rightarrow \mathcal{L} = 1 - \frac{\text{tavg - trache}}{\text{tmem}}$




tag: unique ID index: what line to look at offset: block size


Ex: address 0x2010

0x2000010000


index offset



- simple to implement is - no way to resolve collisions in



- N tag compaint or - collision resolution - LRU (least-recently-used) replacement



Replacement Strategies


LRU: Least-recently-used N! orderings, for each line O(log N!)

= O(NlogN)

FIFO: First in First out

random: IF Full, randomly kick out something in cache

Write Strategies



v= valid bit means it contains the value corresponding to the tag.


D=dirty bit : means the value in the cache is different from mean

write-through: on cache write, always write to mem (stalls cpu)

Sdiffy bit never set to one

write-behind. writer buffered in order in the background (sometimes har lowart a long time)


write-back. dirty bits, only write to mem when evicting cache line.




2-way associative, 16 lines each, 2 word block size

. = 0 x 2000 CMONE (0 x 1000, R0) -> 2000 loop: CD (R0,0,R1) ADDC(R0,4,R0)

BNE (RO, loop) HALT()







Hitrate?

every-instruction 2 looked ugs LD and ST take 2 lookings

6.004 Quiz IV Review

entries in page table depends only of VPIV bits in each entry of page table depends only on PPIV

Pipelining Stages Output Control Signal Mon IF = "instruction fetch" PISEL ID ASEL RF register file AB BJEL WO 4= FCA, B) ALU ALUFN MA=Y Y MWR MEM WB whe back WERF MemtMaJ WASEL

Data Hazard - Read a change of R that havi't been written yet

ADD (RO,RI, R3)
SUBL R3, RZ, RI)

Solution:

Stall- wait

Bypass - getwhe before wo

control Hazards

Control Hazards and Data Hazards

- · which branch to take
 - 1) Stall: add NOPs in software or hardware (mux)
 - 2) Bypass
 - 3) Guess- branch predictor

Data Hazard

- 1) Stall
- 2) Bypass
- 3) Rewiste / reader software to do useful things while writing

Toolbox

- · Stall: Repeat instructions in IF/RF stages instead of reading a new one and add NOP
- · Bypass: Send data From ALV stage or later and send up to RF
- · Annul: turn an instruction that shouldn't be executed into a nop
- i flush pipeline: annul all previous instructions in the pipeline

Exceptions or interrupts


Illop - retstage (mouse, keyleard etc)

- = half execution, save p(+4 in xp, handle interrupt/exception & pxp = pc+4
- Force instruction to be BNE (R31,0,XP)

 Exception => Flush pipeling

Interrupt => No need to Awh

ADD SUB BINE I NEWLY ADD !



Examples: loop;

LD (R31, status, Ro) BEQ (RO, 100p, R31)

ADD (RO, RI, RZ)

SUB (RZ, RI, RO)

XOR (RI, RZ, RO)

IF LO BEQ ADD ADD ATO. LD RF BEO LD NOPZ BEQ BEQA LD -NOP-2 ALU BEQ MEM NOP. NOP. WB LD NOW

prediction

annol

BEQ

Moved on,

must have

Bypassed

stall-IF and RF same

What are NOP1,2,3,415 used for.

Label bypass arrows ,

Write next two cycles if don't

take branch

Stall > BEQ ADD ADD ADD LO BED DEQ BEQ NOD3 NOPLE NOD5 LD BEQ NOPZ NOPY LO NOPZ BEQ NOD LD

check of these operations use a register that will be modified lates in the pipeline.

If so > by pass to the RF stage.

XOR SUB SOB 1 ADD BE Q ADO NOP5 BEQ NOPH NOP 5

6.004 Quiz 3 Review

Pipelining

1) Program takes 1000 cycles on unpipelined beta takes N cycles to reach last instruction. N can't be less than \$1000

· N can be > Not 1000 .. if stalls Il annul

5 MIM

2) New instruction 5-stage pipe line. JMZ - Jump is memory zero. How many delay slots would follow

IF RF ALU MEM WB 4

X X X X JMZ

R branch decision

IF RF

X BR

Branch taken

Not taken.