

Truth Table

A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

and


+ or

 $\bar{A} \cdot \bar{B} \cdot \bar{C}$ $A \cdot \bar{B} \cdot \bar{C}$ $A \cdot \bar{B} \cdot C$ $A \cdot B \cdot \bar{C}$ $A \cdot B \cdot C$


$$\bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + ABC$$

Boolean Expression

circuit diagram



now the other way...



$$\bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$$


A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

circuit diagram

Boolean expression


truth table

Another example with inverting logic


could convert it First \Rightarrow De Morgans Law

$$\overline{xy} = \bar{x} + \bar{y}$$

$$\overline{x+y} = \bar{x} \cdot \bar{y}$$




"Pushing bubbles"



can simplify because $\overline{\overline{X}} = X$

↓ pushing bubbles




Propagation delays:


INV	1μs
AND	4μs
OR	4μs
NAND	3μs

Inverting logic is Faster

Propagation delay: 8μs



To optimize non inverting logic can add 2 bubbles to the end and then push one of them through the circuit



$$F = \bar{A}\bar{B}C_0 + A\bar{B}C_1 + \bar{A}B C_2 + A B C_3$$

A	B	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

Question: Pick C_0, C_1, C_2, C_3 to make $F = A \oplus B$

Assume $A=B=0$ and C 's don't exist.

We get $C_0 = 0$

we want output to be 0

Now $A=1, B=0$

desired output = 1

$C_1 = 1$

$C_2 = 1$

Now $A=1, B=1$

$C_3 = 0$


SR Can look at it algebraically.

Sum of Products for $A \oplus B$

$$\bar{A}B + A\bar{B}$$

$$F = \bar{A}\bar{B}C_0 + A\bar{B}C_1 + \bar{A}B C_2 + A B C_3$$

So $C_0 = 0$
 $C_1 = 1$
 $C_2 = 1$
 $C_3 = 0$



$$F = A \Rightarrow \begin{matrix} C_0 = 0 & C_2 = 0 \\ C_1 = 1 & C_3 = 1 \end{matrix}$$

We can compute any boolean function by setting C_1, C_2, C_3, C_4

6.004 Lecture

Synthesis of Combinational Logic

Sum of products

Take outputs where Y is one. AND all inputs and OR All once

C	B	A	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

$\bar{C}\bar{B}A$

$C\bar{B}\bar{A}$

$C\bar{B}A$

CBA

$$Y = \bar{C}\bar{B}A + C\bar{B}\bar{A} + C\bar{B}A + CBA$$

AND OR

Reduction : $x A + x \bar{A} = x$

$$Y = \bar{C}\bar{B}A + C\bar{B}\bar{A} + C\bar{B}A + CBA$$
$$Y = \bar{C}A + CB$$

Logic Synthesis II

AND
OR
INV } Universal. Can combine to make any gate

Simplification

$$A\bar{B}\bar{C} + A\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC \leftarrow \text{using reduction}$$

$$= B\bar{C} + \bar{A}B$$

← MIN SUM OF PRODUCTS

$$\bar{a}b + ab = b$$

Karnaugh Maps - another way to do reduction

Ex:

A	B	C	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

$$F = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC$$

$$= \bar{A}\bar{C} + \bar{A}B$$

K-MAP

	AB			
C	00	01	11	10
0	1	1	1	0
1	0	0	1	0

- Make table
- join adjacent 1s in powers of two
- For each group see what remained constant

$$F = \bar{C}\bar{A} + \bar{A}B$$

Universality


NAND GATE IS UNIVERSAL

aka can make AND, OR, INV out of NAND

INV



OR



$$= \bar{\bar{A}} + \bar{\bar{B}} = A + B$$

AND



Example


$$F = \bar{A} + \bar{B}A + \bar{B}\bar{A}$$

A) Draw single CMOS gate that computes F

$$F = \bar{A} + \bar{B}A + \bar{B}\bar{A}$$


$$= \bar{A} + \bar{B} \Leftarrow \text{NAND}$$

$$\overline{A+B} = \bar{A}\bar{B}$$



B) Make a ROM that computes F

A	B	
0	0	1
0	1	1
1	0	1
1	1	0



via # Rows = 2 # inputs

Functions = 2 # rows

2/19/15

6.004 Lecture

Fernando Trujano

Sequential Logic : Adding a little state

Combinational vs Sequential logic

state CLK (clock)

CLK



↳ no outputs depend on previous outputs


Storing state

Capacitors - need to keep refreshing, not reliable



Could get stuck in a third "in between" state.


Latch



G	D	Q'	Q
0	X	0	0
0	X	1	1
1	0	X	0
1	1	X	1

< direct connection => bad.
too many cars can go through

Drawn like:




G controls whether $Q = D$ or Q loops internally.

Flip-Flop



- Made out of two latches. Prevents cycle

think car gate example from lecture



↑ master


↑ slave

rising edge


falling edge

full clock cycle

Never a direct connection from D to Q




Register: 1+ Flip Flops that work as a group to store a set of bits



1 bit register = Flip Flop



8 bit register



"clock skew"


Cycle here could be received earlier here than

here.

Because the signal takes some time to travel...
Must be aware of this... not super important for 6.004

Important Equations


Flip Flops



T_{setup} : How long before rising edge input must be held valid


T_{hold} : "after"

For all ^{connected} pairs of registers in circuits:



$$(1) \quad T_{hold} \text{ reg 2} < T_{cd} \text{ reg 1} + T_{cd} \text{ logic}$$

contamination delay




$$(2) \quad T_{clk} > T_{pd} \text{ reg 1} + T_{pd} \text{ logic} + T_{setup} \text{ reg 2}$$

For all paths from external input to reg

$$(3) \quad T_{setup} \text{ in} = T_{setup} \text{ reg} + T_{pd} \text{ logic}$$

$$(4) \quad T_{hold} \text{ in} = T_{hold} \text{ reg} - T_{cd} \text{ logic}$$




	T_{cd}	T_{pd}	T_s	T_H
Arand Z	?	5ns	-	-
d-reg	1	3	2	2

Find T_{cd} : $2 < 1 + ? = 1$ Equation (1)

min CLK: $T_{clk} > 3 + 5 + 2 = 10$ Equation (2)

input: $T_s = 5 + 3 = 8$

$T_H = 2 - 1 = 1$
reg holds for T_{cd}



two options $\left\{ \begin{array}{l} \text{dreg} \\ \text{dreg 2} \end{array} \right.$

	T_{CD}	T_{PD}	T_S	T_H
xor 2	.4	2.1		
dreg	.2	1.8	.8	.15
dreg 2	.1	.9	.8	.15

Fin CLK cycle:

Choose longest possible PD between any two pairs of registers

$$T_{CLK} > (2.1)(2) + 1.8 + .8 \quad \text{setup}$$


$$T_{sin} = .8 + \underset{\substack{\uparrow \\ \text{longest PD from input} \\ \text{to register} \\ \text{could be different}}}{(2.1)(2)}$$

$$T_{H_{in}} = .15 - (.4 \times 2)$$

would it still work if we use dreg 2?

inde do it later

6.004 Checkoff



$$C_{out} = AB + AC_{in} + BC_{in}$$

~~$$A + B$$~~
~~$$AB \quad AC_{in} \quad BC_{in}$$~~

$$A^* + B^* + C^*$$

$$\overline{AB} \quad \overline{AC_{in}} \quad \overline{BC_{in}}$$

$$A^* B^* C^*$$

Sequential Logic

For all pairs of connected registers ($reg_1 \rightarrow reg_2$)

$$T_{hold, reg_2} \leq T_{cd, reg_1} + T_{cd, logic}$$

$$T_{clk} \geq T_{pd, reg_1} + T_{pd, logic} + T_{setup, reg_2}$$

$T_{cd} \rightarrow$ shortest path


For all paths from an external input to register

$T_{pd} \rightarrow$ longest path

$$T_{setup, in} \geq T_{setup, reg} + T_{pd, logic}$$

$$T_{hold, in} \geq T_{hold, reg} - T_{cd, logic}$$

Ex:



$$T_H \leq .2 + 0$$

$$T_{clk} \geq 2ns + (.2 + 1 + 2.2) + .6 = 6$$





$$T_{sin} \geq .6ns + (1 + 2.2) = 3.8$$

$$T_{Hin} \geq .2 - .2 = 0$$

	T_{cd}	T_{pd}	T_s	T_{Ht}
inv	.1	.2	—	—
nand2	.2	1	—	—
nor3	.4	2.2	—	—
dreg	.2	2	.6	?

↓ This notion quiz 1

Metastability



metastability will always resolve \rightarrow not resistant to noise.
 \hookrightarrow not in bounded time

Asynchronous Arbiter

- not synchronized with clock \neq bounded time

* which button was pressed first

Pulse synchronizer: Registers in $\< 1 \mu s$ \Rightarrow delay

\hookrightarrow the more you wait, exponentially more likely to resolve metastable

FSM

Finite state machines



- Moore
- Mealy
- Equivalence

Topics + key TermsInformation

- Info resolves uncertainty
- Huffman Code
- Two's complement
- Hamming Distance
- Error correction + detection

EX: F2013 P1, S2014 P2, S2012 P1(0)

Digital Abstraction

- Signal validity
- Noise margins
- Buffer + Inverter
 - ↳ non-linear VTC
 - gain > 1
- Static Discipline

Ex. F2013 P2, F2014 P3

CMOS

- FET \approx Voltage controlled switch
- NFETs in pulldown
- PFETs in pullup
- Naturally inverting
- t_{PD} , t_{CO}
- Leakage

EX S2012 P4, S2012 P1(E) S2014 P1(A) F2009 P4

Logic Synthesis

- Truth Tables
- Sum of products
- Table Lookup
 - ↳ w/ MUX
 - ↳ w/ ROM

EX 2013 P5(A,C)

Sequential Logic

- Latches
- Registers
 - ↳ T_{PD} , T_{CO}
- Dynamic discipline
 - ↳ T_{setup} , T_{hold}
- Clock constraints

EX F2013 P4, S2013 P5(E)

Sample Problems + Notes

Information

1) Write -37 in 2's complement

- ① Write 37 in binary: 00100101
- ② Negate 37: 1011011 = -37
↳ Flip every bit and add 1

2) Optimal Encoding:

Huffman Encoding - lowest probability get longer encoding

- ① Take two events with lowest prob and link together
↳ Add their probabilities in new event
Repeat
- ② Assign bits for each branch

↳ Events always at leaves

$$\text{Entropy} := (Pr_1 \cdot \# \text{ bits to encode}_1 + Pr_2 \cdot \# \text{ bits to encode}_2 + \dots)$$

↳ Average # bits for fixed variable length encoding



Hamming Distance - # different bits ← Take min of all pairs
↳ how many 1 bit changes to have another valid signal

detect N bits: N+1 hamming code

correct N bits: 2N+1 "

Digital Abstraction

1) F2013 P2



Pick values that obey static discipline and have widest margins





↳ inputs more lenient than outputs.



$$\begin{aligned} V_{OH} &= 1 \\ V_{IH} &= .75 \\ V_{IL} &= .5 \\ V_{OL} &= .25 \end{aligned}$$

CMOS

All Pulldowns



PFETS : conduct when 0 Pullup

Write functions for each :

① $\overline{A \cdot (B+C)}$

AND OR


negate b/c pull down

DeMorgans :

$$\overline{A(B+C)} \Rightarrow \text{Pullup : } A \cdot \overline{(B+C)}$$

$$\overline{A} + \overline{(B+C)}$$

$$\overline{A} + \overline{B} \cdot \overline{C}$$





② Pullup

$$Z = \overline{AB} + BC$$

$$\overline{AB} \cdot \overline{CB}$$

$$(\overline{A} + \overline{B}) \cdot (\overline{C} + \overline{B})$$

Formula for pullup circuit



Sequential Logic

Register :

T_{setup} : before rising edge : hold D input stable and valid

T_{hold} : after rising edge : "

Information

Information recieved: $I(x_i) = \log_2(1/p_i)$ bits

if data reduces N equally likely $\rightarrow M$ $I(\text{data}) = \log_2(N/M)$ bits

Entropy: Avg amount of info recieved

$$H(X) = E(I(X)) = \sum_{i=1}^N p_i \log_2\left(\frac{1}{p_i}\right) \text{ bits}$$

Avg < Entropy \Rightarrow not enough info

" = " \Rightarrow perfect

" > " \Rightarrow OK, inefficient

Encoding Numbers: 2's complement: high order bit carries negative weight

$$-A = \sim A + 1$$

← flip all bits

$$\begin{array}{r} 0011 \\ + 0011 \\ \hline 0110 \end{array}$$

Huffman Algorithm: Create optimal encoding: $\uparrow P \Rightarrow$ shorter encodings
 $\downarrow P \Rightarrow$ longer "

connect two symbols/sub trees with $\downarrow P$


add P 's

Repeat

Label branches

$$\begin{array}{l} A = 1/3 \\ B = 1/2 \\ C = 1/12 \\ D = 1/12 \end{array}$$

Range N -bits
 $[-2^{N-1}, +2^{N-1}-1]$



Error Detection + Correction:

Hamming distance: # different bits

Detect E errors: $HD \geq E+1$ Correct E errors: $HD \geq 2E+1$

Digital Abstraction


Voltage signals easily affected by noise

allow inputs to have more "freedom" than outputs to account for noise




Static discipline: valid input \rightarrow valid output*

VTC - Voltage Transfer Characteristic - measures static behavior




Slope - gain of combinational device

CMOS

NFets: 

G	"switch"
0	off
1	connected






only use in pulldown

PFets: 

G	switch
0	connected
1	off

only use in pullup

Complements:



If one conducts the other doesn't

How to design

- Construct pulldown for when $F=0$ ^{then} wild complement
- Construct pullup for when $F=1$

Timing: Propagation delay T_{PD} : Upperbound valid inputs \rightarrow valid outputs

Contamination delay T_{CD} : Lowerbound invalid inputs \rightarrow invalid outputs

Lenience: can produce valid outputs when a subset of inputs have been stable ^{All 1 input gates are lenient}

Naturally Inverting: Rising input can only cause falling output. (Single CMOS gate)

$0 \rightarrow 1 \Rightarrow 0 \rightarrow 1$ _{input output} \leftarrow not a single CMOS gate

For a single gate: changing input to 1 can only change output to 0

Logic Synthesis

Boolean Logic: NOT: \bar{A}
OR: $A+B$
AND: AB

De-Morgan's Law: $\overline{A+B} = \bar{A} \cdot \bar{B}$
 $\overline{A \cdot B} = \bar{A} + \bar{B}$

Inverter: $A \rightarrow \bar{A}$

AND: $A \rightarrow B \rightarrow AB$

OR: $A \rightarrow B \rightarrow (A+B)$

Universality: Can use gate to make inverter, and, or \Rightarrow can make any sum-of-products

Logic Simplification: $ab + \bar{a}b = b$ $(a+b)(\bar{a}+b) = b$

6.004

R-R

$$T_{\text{HOLD}R_2} = T_{\text{CD}R_1} + T_{\text{CD logic}}$$

$$T_{\text{CLK}} = T_{\text{PD}R_1} + T_{\text{PD logic}} + T_{\text{SETUP}R_2}$$

I → R

$$T_{\text{SETUP}I} = T_{\text{SETUP}R} + T_{\text{PD logic}}$$

$$T_{\text{HOLD}I} = T_{\text{HOLD}R} - T_{\text{CD logic}}$$

$$T_{\text{HOLD}R_2} \leq T_{\text{CD}R_1} + T_{\text{CD logic}}$$

$$R_1 \rightarrow R_2$$

$$T_{\text{HOLD}R_2} \leq T_{\text{CO}R_1} + T_{\text{CO} \text{ logic}}$$

$$T_{\text{CLK}} \geq T_{\text{PD}R_1} + T_{\text{PD} \text{ logic}} + T_{\text{PD} \text{ SET} R_2}$$

$$I \rightarrow R$$

$$T_{\text{SETUP}I} = T_{\text{SETUP}R} + T_{\text{PD} \text{ logic}}$$

$$T_{\text{HOLD}I} = T_{\text{HOLD}R} - T_{\text{CO} \text{ logic}}$$

$$R_1 \rightarrow R_2$$

$$T_{\text{HOLD}R_2} = T_{\text{CO}R_1} + T_{\text{CO} \text{ logic}}$$

$$T_{\text{CLK}} = T_{\text{PD}R_1} + T_{\text{PD} \text{ logic}} + T_{\text{SET}R_2}$$

$$I \rightarrow R$$

$$T_{\text{SETUP}I} = T_{\text{SETUP}R} + T_{\text{PD} \text{ logic}}$$

$$T_{\text{HOLD}I} = T_{\text{HOLD}R} - T_{\text{CO} \text{ logic}}$$

Pipelining

Processing several generations of inputs in parallel

Latency \rightarrow how long for input to get through system

For combinational

$$= t_{PD} \quad \leftarrow$$

Throughput \rightarrow rate at which outputs produced

$$= 1/t_{PD} \quad \leftarrow$$

Check for well-formed pipeline.

- Every path from input \rightarrow output should have k registers

Quiz I Hint

- In Problem 4 one of the answers is none

* Do lab 4 before Quiz II

Beta ArchitectureTypes of Memory :Registers


- 32 registers. Each 32 bits right wide
- Labeled with names: R0, R1, R2... R31
- Special Registers: R27... R31
 ← discards what you write always get 0.
- small, fast, expensive
- temporary "scratch space"

Memory (RAM)

- stores program instructions
- program variables (bry)
- stack

Disk

- cheap, slow
- store files, apps



1 hex digit = 4 bit
 1 byte = 8 bits
 32-bit = 4 bytes

$2^{10} = \text{kB}$
 $2^{20} = \text{MB}$
 $2^{30} = \text{GB}$

byte addresses = 2^{16}
 # word-aligned = $2^{16}/4 = 2^{14}$
 how many bytes memory = 2^{16} bytes
 how many 32-bit words can memory hold = 2^{14}

Compiling

Java
 ↓
 Assembly Language
 ↓
 1010 Machine Code

LD(R31, 0x4, R1)
 R1 ← 0x11111111

translations
of
app

$\cdot = 0x0$

ADDC (R31, N, R0)

X: LD(R0, 8, R31)

$0x84$
↳ since X
is on $0x84$

ADDC (R31, X, R2)

SRA (R1, R2, R3)

ST(R3, 0x4, R0)

ST(R0, 0, R31)

HALT()

$= 0x2000$

N: LONG (0x12345678)

LONG (0xDEADBEEF)

LONG (0xEEDEDEDE)

// skip to address 0x2000

Registers

$R0 \leftarrow 0$

$R1 \leftarrow 0$

$R2 \leftarrow 0$

$R3 \leftarrow 0$

Memory

address

value

0x0

0x181F2000

0x4

0x00200008

⋮

0x2000

0x12345678

0x2004

0xDEADBEEF

0x2008

0xEEDEDEDE

PC (program counter) - which address in memory the processor is currently interpreting as a program instruction

$$\text{label} = \text{PC} + 4 + 4 \times \text{SEXT}(\text{literal})$$

Example:

```

. = 0x0
LDR(a, R0)
JMP(R0, R1)
a: LONG(0xC)
BEQ(R31, end, R31)
ADD C(R0, 1, R0)
end: HALT()

```

memory	
address	value
0	LDR
4	JMP
8	0x0000000C
C	BEQ
10	ADD C
14	HALT
18	
1C	

Registers

$R0 \leftarrow \emptyset$ ~~0xC~~
 $R1 \leftarrow \emptyset$ ~~0x8~~ 0x10

① Translate instructions and write to memory

② Run instructions

Memory	
address	value

Registers

$R0 \leftarrow$
 $R1 \leftarrow$
 $R2 \leftarrow$

Code:

$a = [1, 2, 3]$

For i in range(len(a))

$a[i] = a[i] + 1$

if $a[1] == 1$: $a[0] = 0$

else: $a[2] = 0$

Instructions:

```

. = 0xF0 ← some location in memory
a: LONG(0x1)
  LONG(0x2)
  LONG(0x3)
. = 0x0

```

] initialize array

OR

$R0 \leftarrow 0xF0$

ADD C(R31, 1, R1)

ST(R1, 0, R0)

ADD C(R31, 1, R1)

ST(R1, 4, R0)

// store at $R0 + 4$

ADD C(R1, 1, R1)

ST(R1, 8, R0)

then:

// index $i = R1$
// array base $R0 = 0xF0$
// array len = 3 $R2$

ADD(R31, 3, R2) // len = 3

ADDC(R31, 0, R1) // $i = 0$

CMPEQ(R1, R2, R3) // $R3 \leftarrow (i == \text{len})$

beg-loop: BNE(R3, end-loop, R31)
For Loop | MULC(R1, 4, R3) // $R3 \leftarrow i \times 4$ don't care about storing $R1 + 4$
LD(~~R0~~ R3, 0xF0, R4) // $R4 \leftarrow a[i]$
ADDC(R4, 1, R4) // $R4 \leftarrow a[i] + 1$
ST(R4, 0xF0, R3)
ADDC(R1, 1, R1) // $i++$
BEQ(R31, beg-loop, R31) // can also use $\text{JMP}(\text{beg-loop}, R31)$

end-loop: LD(^{register} R0, 4, R1) // $R1 \leftarrow a[i]$
CMPEQC(R1, 1, R2) // $R2 \leftarrow a[i] == 1$
BEQ(R2, else, R31)

if: ST(R31, 0, R0)

JMP(end, R31)


else: ST(R31, 0, R0)

end: HALT()

* DONT FORGET

Quiz:

Only Moore machines



S	in	S'	out
S0	0	S1	1
S0	1	S0	1
S1	0	S2	0
S1	1	S0	0
S2	0	S2	1
S2	1	S1	1

Stack Detective

- Think about c and trace execution
- Assembly - think about pattern it creates on stack
- label given stack w/pattern
- Address stack w/BP's
- determine which activation records go w/ which function calls

Factorial:

PUSH(LP)
 PUSH(BP)
 MOVE(SP, BP)
 ALLOC(1)
 PUSH(RI)

LD(BP, -12, R0) // R0 ← X
 BEQ(R0, rtn, R31)
 LI(BP, -12, R1) // R1 ← X
 SUBC(R0, 1, R0) // R0 ← X-1
 ST(R0, 0, BP)
 LD(BP, 0, R0)
 [PUSH(R0)
 BR(Factorial, BP)
 DEALLOC(1)

// R0 ← arg 0 = X-1
 ↗ For next call

MUL(R0, R1, R0)
 BEQ(R31, rtn, R31)
 ADDC(R31, 1, R0)
 POP(R1)
 a: DEALLOC(1)
 MOVE(BP, SP)
 b: POP(BP)
 POP(LP)

// R0 ←

args pushed in
reverse order

stack pattern ↓

arg 0 (X)


LP
BP

BP → X-1 // 4

R1

SP → X

LD
BD



BP? 0x438
 SP? 0x440
 LP? 0x168
 RO? 0x1
 ↑
 return value

address of original call f(3)? $PC+4$
 $0x11C-4$
 $= 0x118$

```

+ FFO (unsigned v, int b) {
  if (v == 0)
    ???;
  else
    return FFO(v >> 1, b+1);
}


```

FFO: PUSH(LP)
 PUSH(BP)
 MOVE(SP, BP)
 PUSH(RI)
 LD(BP, -16, RO) //RO ← B
 LD(BP, -12, RI) //RI ← V
 BEQ(RI, rtn, R31) //if not b:
 ADDC(RO, 1, RO)
 PUSH(RO)
 SHRC(RI, 1, RI)
 PUSH(RI)

rtn: POP(RI)
 MOVE(BP, SP)
 POP(BP)
 POP(LP)
 JMP(LP)

stack pattern

b
 V
 LP
 BP
 RI



6.004 Quiz II Review

FSMs

- Moore FSM (state \rightarrow output)
- Mealy FSM (state + input \rightarrow output)
- Represent states w/ binary
- State equivalence
- Synchronizing sequence

Synchronizing Inputs

- arbitrer vs combinational
- can't time-bound arbiters
- meta stable state

Pipelining

- Latency and throughput
- K-stage pipeline
- K reg on each data path
- Interleaving

Beta ISA Assembly

- Instructions and formats
- Assembler: text file \rightarrow O.o's
- Assembly language
 - \hookrightarrow values, symbols, labels, macros
 - \hookrightarrow pseudo instructions
 - \hookrightarrow dot notation
 - \hookrightarrow defining memory values
 - \hookrightarrow (LONG)

Stacks + Procedures

- Just a block of memory
- SP, BP help keep track
- SP(R29) = next usable loc
- BP(R27) = first stack loc
- Stack Macros
 - \hookrightarrow PUSH, POP, (DE)ALLOCATE
- Linkage contract: LP = R29
 - \hookrightarrow use calling procedure


Quiz stuff

- Hard
- Do stacks + procedures online practice problems

Finite state machine

Sample problem F2013 Q2 P2

State	Input	Next St.	Output
A	0	E	0
A	1	C	0
B	0	C	0
B	1	B	0
C	0	C	0
C	1	F	0
D	0	C	0
D	1	B	0
E	0	A	0
E	1	D	0
F	0	C	0
F	1	D	0



1) Fill in the blanks

2) Is there a synchronizing sequence

↳ Sequence that reaches 0 from any state!

Sequence: 10

3) Merge?

Equivalence: Same inputs produce same result


B-D: Same output 1 → B 0 → C

BD-F:

Merge: BDF

pipelining

Sample Problem 2013 Q2 P3



1) Pipeline ~~throughput~~ to maximize ^{throughput} _{input}

$$\text{max throughput} = \frac{1}{\text{min delay for output}} = \frac{1}{4}$$

- isolate components with biggest PD ← bottle neck

latency $5 \times 4 = 20$

5 stage pipeline longest path input → output

has to go through 5 registers

No pipelining

Throughput: $1/14$

Latency: 14

with p-lining

Throughput: $1/4$

latency: 20

Beta ISA Assembly

```
. = 0 // Next line is 0
0  ADDC(r31, N, r0) // r0 ← 0 + 2000
4  LD(r0, 8, r1)
8  SRAC(r1, 4, r2)
C  ST(r2, 4, r0)
10 HALT()
```

```
. = 2000
2000 N: LONG(0x12345678)
2004   LONG(0xDEADBEEF)
2008   LONG(0xEDEDEDED)
200C   LONG(0x00000004)
```

Stacks and Procedures

6.004 Quiz II Practice

Fall 2012 Q3 P2

```
int ilog2(unsigned x) {
    unsigned y;
    if (x == 0) return 0;
    else {
        y = x >> 1;
        return ilog2(y) + 1;
    }
}
```

```
ilog2: PUSH(LP)
        PUSH(BP)
        MOVE(SP, BP)
        ALLOC(1)
        PUSH(RI)
        LD(BP, -12, R0)
        BEQ(R0, rtn, R31)
        LD(BP, -12, RI)
        SHRC(RI, 1, RI)
        ST(RI, 0, BP)
        LD(BP, 0, RI)
        PUSH(RI)
        BR(ilog2, LP)
        DEALLOC(1)
        ADD(R0, 1, R0)
        POP(RI)
        XXX: DEALLOC(1)
        MOVE(OP, SP)
        POP(OP)
        POP(LP)
        JMP(LP)
```

STACK

	5	X
	11C	LP
BP →	4	BP
10	2	Y
	0	RI
	2	X
1C	168	LP
20 BP →	10	BP
24	1	Y
28	2	RI
2C	1	X
30	168	LD
34 BP →	24	BP
38	0	Y
3C	1	RI
40		
SP →	0	

call ilog2(5)

called pushed into stack

so: x = 5
y = 5 >> 1 = 2
return ilog2(2) + 1 // = 3

x = 2
y = 2 >> 1 = 1
return ilog2(1) + 1

x = 1
y = 1 >> 1 = 0
return ilog2(0) + 1

x = 0
return 0

R0 = 1

SP = 40

BP = 38

LP = 168

XXX = 178

168

16C

rtn: 170
174

XXX: 178

168

Stacks and Procedures \rightarrow FunctionsStacks

- push - putting thing in stack
- pop - remove most recently pushed element
- stored in dedicated part of RAM

Activation Records/stack frame

\rightarrow part of stack that "belongs" to particular instance of function

- Holds all info needed by a single procedure call
 - input arguments
 - return address
 - local variables / registers

PC (Program counter): which address in memory we are currently interpreting as an instruction

SP (Stack pointer): Points to next ~~point~~ open spot on stack

Push(R_x): $\text{Mem}[SP] \leftarrow R_x$
 $SP \leftarrow SP + 4$

Pop $SP \leftarrow SP - 4$
 $R_x \leftarrow \text{Mem}[SP]$

Dealloc(n): ~~Realloc~~ $SP \leftarrow SP - (4n)$
 \hookrightarrow deallocate

BP (Base pointer): Points to beginning of current activation record, value is the address of previous base pointer

LP (Linkage pointer): old PC

- caller - doesn't use R0 for anything important
 - push arguments in stack on reverse order
 - BR (F, LP)

- callee -
 - push LP
 - push BP
 - move BP up to SP
 - save registers do procedure → put answer R0
 - restore all registers ↓ restore
 - move SP to BP
 - Pop BP
 - Pop LP
 - JMP (LP)

Example

```
def sum(n)
  if n == 0 return 0
  return 1 + sum(n-1)
sum(2)
```

.0x400
stack

. = 0x00 //code

save registers

```

PUSH (LP)
PUSH (BP)
MOVE (SP, BP)
[ PUSH(R1)
  PUSH(R2)
]
LD (BP-12, R0) // Load arg1
BNE (R0, skip, R31) // R0 is already 0
2/3 ADDC (R1, 0, R0)
```

```

return
[
    restore registers
    POP(R2)
    POP(R1)
    MOVE(SP, BP, SP) //double check
    POP(BP)
    POP(LP)
    JMP(LP)
]

```

```

skip: SUB(R1, 1, R2)
      PUSH(R2)
      BR(SUM, LP)
      DEALLOC(1) // R0 contains answer
      ADD(R1, R0, R0)

```

```

[
    restore registers
    POP(R2)
    POP(R1)
    MOVE(BR, SP)
    POP(BP)
    POP(LP)
    JUMP(LP)
]

```

. = 0x0

```

0x0 ADDC(R31, 2, R1) // R1 ← 2
0x4 PUSH(R1)
0x8 BR(SUM, LP)
0xC DEALLOC(1)
0x10 HALT()
0x14

```

// Push takes 2 lines (it's a macro)

Cache

registers - scratch space, arithmetic manipulation

cache - small but Fast, near CPU - Store things we might use again.

RAM - stack, program instructions, variables

Disk - everything else


α = hit rate (probability of cache hit)

$$t_{avg} = \alpha t_{cache} + (1 - \alpha)(t_{cache} + t_{mem})$$

$$\Rightarrow \alpha = 1 - \frac{t_{avg} - t_{cache}}{t_{mem}}$$


★

Direct Mapped



tag: unique ID
index: what line to look at
offset: block size


Ex: address 0x2D10



	tag	data = 32 bits (4 bytes)
0		
1		
2		
3		
4	0x20	~~~~~
5		
6		
7		



- simple to implement
- no way to resolve collisions

Fully Associative



- N tag comparison
- collision resolution
- LRU (least-recently-used) replacement

N-way Set-Associative



Replacement Strategies


LRU: Least-recently-used

$N!$ orderings, for each line $O(\log N!)$
 $\approx O(N \log N)$

FIFO: First in First out

random: If Full, randomly kick out something in cache

Write Strategies



v = valid bit: means it contains the value corresponding to the tag.

D = dirty bit: means the value in the cache is different from main

write-through: on cache write, always write to mem (stalls CPU)

↳ dirty bit never set to one

write-behind: writes buffered in order in the background
(sometimes has to wait a long time)

write-back: dirty bits, only write to mem when evicting cache line.

Examples

	tag	data	
3	0x7	0x11111111	block size = 4
2	0x7	0x22222222	
1	0x2	0xFF000011	
0	0x1	0x11213456	

$0x24$
 $0x10$

4 lines \rightarrow need 2 bits

offset - $\log_2 4 = 2$

index

tag, threshold

2-way associative, 16 lines each, 2 word block size

$\cdot = 0x2000$




CMOVE(0x1000, R0) $\rightarrow 2000$

loop: LD(R0, 0, R1)

ADDC(R0, 4, R0)

BNE(R0, loop)

HALT()



Hitrate?

every-instruction 1 lookups

LD and ST take 2 lookups

6.004 Quiz IV Review

entries in page table depends only of VPN

bits in each entry of page table depends only on PPN

4/10/15

6.004 Recitation

Fernando Trujano

β Pipelining I

Stages

IF = "instruction fetch"

RF "register file"

ALU

MEM

WB "write back"

Control Signal

PCSEL

ASEL
BSEL

ALUFN

MWR

WREF
WASELOutput

ID

A B
WD
 $y = F(A, B)$
 $MA = Y$
YMem

Mem[MA]

Data Hazard - Read a changed R that hasn't been written yet

ADD(R0, R1, R3)
 SUB(R3, R2, R1)

Solution:

Stall - wait

Bypass - get value before WD

Control Hazards and Data HazardsControl Hazards

• which branch to take

- 1) Stall: add NOPs in software or hardware (mux)
- 2) Bypass
- 3) Guess - branch predictor

Data Hazard

- 1) Stall
- 2) Bypass
- 3) Rewrite / reorder software to do useful things while writing

Toolbox

- Stall: Repeat instructions in IF/RF stages instead of reading a new one and add NOP
- Bypass: send data from ALU stage or later and send up to RF
- Annul: turn an instruction that shouldn't be executed into a nop
- Flush pipeline: annul all previous instructions in the pipeline


Exceptions or interrupts

↓ (mouse, keyboard, etc)
 Illop → RF stage → at any time

- halt execution, save PC+4 in XP, handle interrupt/exception
 $\leftarrow XP = PC + 4$
- Force instruction to be BNE (R31, 0, XP)
 \rightarrow same logic as annul
- Exception \Rightarrow Flush pipeline
- Interrupt \Rightarrow No need to flush

ADD	SUB	BNE	Interrupt
	ADD	SUB	BNE
		ADD	!
			!


5-stage Pipelined Beta




Examples:

```

loop: LD(R31, status, R0)
      BEQ(R0, loop, R31)
      ADD(R0, R1, R2)
      SUB(R2, R1, R0)
      XOR(R1, R2, R0)
  
```



- 1) What are $NOP_{1,2,3,4,5}$ used for.
- 2) Label bypass arrows.
- 3) Write next two cycles if don't take branch



check if these operations use a register that will be modified later in the pipeline.
IF so → bypass to the RF stage.

SUB	XOR
ADD	SUB ↑
BEQ	ADD ↑
NOP_5	BEQ
NOP_4	NOP_5

6.004 Quiz 3 Review

Pipelining

1) Program takes 1000 cycles on unpipelined bet a
↳ takes N cycles to reach last instruction

• N can't be less than 1000

• N can be $\geq 1000 \rightarrow$ IF stalls || annuls

2) New instruction 5-stage pipe line: JNZ - Jump is memory zero.
How many delay slots would follow

Stages

IF	RF	ALU	MEM	WB
X	X	X	X	JNZ
				↳ branch decision

4

3) How many fetched instructions are annulled following a BNE instruction

IF	RF
X	BR
	↳ Branch taken

Branch Taken: 1

Not taken: 0