


Felix Pawlowski and Thomas Hart

```
PS E:\SpookyHax\Digital Logic Class\Project 1> vvp a.out
VCD info: dumpfile p2.vcd opened for output.
0swsin = 0011110000, b0 = x, b1 = x, x = 0000000010, y[0] = 11111111, y[1] = 11000000, y[2] = 11111111
1, y[3] = 11111111, y[4] = 11111111, y[5] = 10001110
10swsin = 0000001111, b0 = x, b1 = x, x = 0000000001, y[0] = 11111111, y[1] = 10001110, y[2] = 11111111
1, y[3] = 11000111, y[4] = 11111111, y[5] = 11000000
20swsin = 0000110011, b0 = x, b1 = x, x = 0000000100, y[0] = 11111111, y[1] = 10110000, y[2] = 11111111
1, y[3] = 10000110, y[4] = 11111111, y[5] = 10110000
```



```
1 module sevenSegNum;
2 input [3:0] a1;
3 input [3:0] a2;
4 input b;
5 output reg [7:0] x;
6
7 always @ (*) begin
8   if (b) begin
9     case (a1)
10      4'b0000: x = 8'b1100_0000; //0
11      4'b0001: x = 8'b1111_1001; //1
12      4'b0010: x = 8'b0101_0100; //2
13      4'b0011: x = 8'b0111_0000; //3
14      4'b0100: x = 8'b1001_1001; //4
15      4'b0101: x = 8'b1001_0010; //5
16      4'b0110: x = 8'b1000_0010; //6
17      4'b0111: x = 8'b1111_1000; //7
18      4'b1000: x = 8'b1000_0000; //8
19      4'b1001: x = 8'b1001_1000; //9
20      4'b1010: x = 8'b1111_1111; //off
21      4'b1011: x = 8'b1100_0111; //L
22      4'b1100: x = 8'b1100_0110; //C
23      4'b1101: x = 8'b1010_0001; //d
24      4'b1110: x = 8'b1000_0110; //E
25      4'b1111: x = 8'b1000_1110; //F
26      default: x = 8'b1111_1111;
27    endcase
28   end else begin
29     case (a2)
30      4'b0000: x = 8'b1100_0000; //0
31      4'b0001: x = 8'b1111_1001; //1
32      4'b0010: x = 8'b1010_0100; //2
33      4'b0011: x = 8'b0111_0000; //3
34      4'b0100: x = 8'b1001_1001; //4
35      4'b0101: x = 8'b1001_0010; //5
36      4'b0110: x = 8'b1000_0010; //6
37      4'b0111: x = 8'b1111_1000; //7
38      4'b1000: x = 8'b1000_0000; //8
39      4'b1001: x = 8'b1001_1000; //9
40      4'b1010: x = 8'b1111_1111; //off hex A
41      4'b1011: x = 8'b1100_0111; //L hex B
42      4'b1100: x = 8'b1100_0110; //C
43      4'b1101: x = 8'b1010_0001; //d
44      4'b1110: x = 8'b1000_0110; //E
45      4'b1111: x = 8'b1000_1110; //F
46      default: x = 8'b1111_1111;
47    endcase
48   end
49 end
50 endmodule;
```

```
1 timescale 1 ns / 100 ps;
2 module p2tb();
3
4 reg [9:0] swin;
5 reg b0, b1;
6 reg [23:0] bd1, bd2;
7
8
9 wire [9:0] x;
10 wire [7:0] y0; //Seven Segment Displays
11 wire [7:0] y1;
12 wire [7:0] y2;
13 wire [7:0] y3;
14 wire [7:0] y4;
15 wire [7:0] y5;
16
17 //switches swin = {a(swin), b(b0), x(x)};
18 //birthday bday = {a(bd1), a2(bd2), b(b1), x(y)}
19 switchesHex s1 = {a(swin[7:0]), x(x), x0(y0), x1(y1), x2(y2), x3(y3), x4(y4), x5(y5)};
20
21 initial
22 begin
23   $dumpfile("p2.vcd");
24   $dumpvars;
25   //greater than
26   swin = 10'b00_1111_0000;
27   //less than
28   #10 swin = 10'b00_0000_1111;
29   //equal to
30   #10 swin = 10'b00_0011_0011;
31   //finish
32 end
33
34 initial
35 begin
36   $monitor($time, "swin = %b, b0 = %b, b1 = %b, x = %b, y[0] = %b, y[1] = %b, y[2] = %b, y[3] = %b, y[4] = %b, y[5] = %b",
37     swin, b0, b1, x, y0, y1, y2, y3, y4, y5);
38 end
39
40 endmodule;
```

```
1 module switchesHex (a, w, x0, x1, x2, x3, x4, x5);
2
3   Input [7:0] a;
4   output reg [9:0] w;
5   output [7:0] x0, x1, x2, x3, x4, x5;
6   reg [3:0] sym = 4'hA;
7
8   sevenSeg V5 (.a1(a[7:4]), .a2(4'ha), .b(1), .x(x5));
9   sevenSeg V4 (.a1(4'ha), .a2(4'ha), .b(1), .x(x4));
10  sevenSeg V3 (.a1(sym), .a2(4'ha), .b(1), .x(x3));
11  sevenSeg V2 (.a1(4'ha), .a2(4'ha), .b(1), .x(x2));
12  sevenSeg V1 (.a1(a[3:0]), .a2(4'ha), .b(1), .x(x1));
13  sevenSeg V0 (.a1(4'ha), .a2(4'ha), .b(1), .x(x0));
14
15  always @ (*) begin
16    w[9:3] = 7'b000000;
17    if (a[7:4] > a[3:0]) begin
18      w[0] = 0;
19      w[1] = 1;
20      w[2] = 0;
21      sym[3:0] = 4'ha;
22    end else if (a[7:4] < a[3:0]) begin
23      w[0] = 1;
24      w[1] = 0;
25      w[2] = 0;
26      sym[3:0] = 4'hb;
27    end else begin
28      w[0] = 0;
29      w[1] = 0;
30      w[2] = 1;
31      sym[3:0] = 4'he;
32    end
33  end
34 endmodule
```

```
1 module sevenSeg (a1, a2, b, x);
2   Input [3:0] a1;
3   Input [3:0] a2;
4   Input b;
5   output reg [7:0] x;
6
7   always @ (*) begin
8     if (b) begin
9       case (a1)
10        4'b0000: x = 8'b1100_0000; //0
11        4'b0001: x = 8'b1111_1001; //1
12        4'b0010: x = 8'b1010_0100; //2
13        4'b0011: x = 8'b1011_0000; //3
14        4'b0100: x = 8'b1001_1001; //4
15        4'b0101: x = 8'b1001_0010; //5
16        4'b0110: x = 8'b1000_0010; //6
17        4'b0111: x = 8'b1111_1000; //7
18        4'b1000: x = 8'b1000_0000; //8
19        4'b1001: x = 8'b1001_1000; //9
20        4'b1010: x = 8'b1000_1000; //A
21        4'b1011: x = 8'b1000_0011; //b
22        4'b1100: x = 8'b1100_0110; //C
23        4'b1101: x = 8'b1010_0001; //d
24        4'b1110: x = 8'b1000_0110; //E
25        4'b1111: x = 8'b1000_1110; //F
26        default: x = 8'b1111_1111;
27      endcase
28    end else begin
29      case (a2)
30        4'b0000: x = 8'b1100_0000; //0
31        4'b0001: x = 8'b1111_1001; //1
32        4'b0010: x = 8'b1010_0100; //2
33        4'b0011: x = 8'b1011_0000; //3
34        4'b0100: x = 8'b1001_1001; //4
35        4'b0101: x = 8'b1001_0010; //5
36        4'b0110: x = 8'b1000_0010; //6
37        4'b0111: x = 8'b1111_1000; //7
38        4'b1000: x = 8'b1000_0000; //8
39        4'b1001: x = 8'b1001_1000; //9
40        4'b1010: x = 8'b1000_1000; //A
41        4'b1011: x = 8'b1000_0011; //b
42        4'b1100: x = 8'b1100_0110; //C
43        4'b1101: x = 8'b1010_0001; //d
44        4'b1110: x = 8'b1000_0110; //E
45        4'b1111: x = 8'b1000_1110; //F
46        default: x = 8'b1111_1111;
47      endcase
48    end
49  end
50 endmodule
```

