ECEN2350 Digital Logic - Lab1 Fall, 2020

Due Monday August 31st (beginning of class) - 20 Points

| Name: |
|--|
| [Question 1 – 1 pt] |
| What type of computer are you using (Windows, Apple, Linux)? |
| [Question 2 - 1 pt] |
| Were you able to successfully install iVerilog (Yes / No)? |
| If no, briefly explain the problems you are having: |
| |
| |
| [Question 3 – 1 pt] |
| Were you able to successfully install GTKWave (Yes / No)? |
| If no, briefly explain the problems you are having: |
| |
| [Question 4 - 1 pt] |
| Were you able to successfully compile and simulate the my_and design (Yes / No)? |
| If no, briefly explain the problems you are having: |
| |
| |
| [Question 5 - 1 pt] |
| Which text editor will you use in ECEN2350 this semester? |

| The first line of a testbench is `timescale 10 ns / 1 ns |
|--|
| #10 will result in how much simulation time delay? Hint: If you aren't sure, simulate it. |
| [Question 7 - 4 pts] |
| What are the two primary functions provided by iVerilog? |
| and |
| [Question 8 - 4 nts] |

[Question 8 - 4 pts]

[Question 6 - 3 pts]

Paste your screen shot of your my_and simulation text output to your terminal / console here.

[Question 8 - 4 pts]

Paste your screen shot of your GTKWave my_and simulation here.