

Applied Electronics

Logic, Comparator, Oscillator Exercises



E1: CMOS Logic Gates

- Implement through CMOS logic gates the following logic function: $U = \bar{A} \cdot \bar{B} + \overline{C \cdot D}$




E1: CMOS Logic Gates – Design

- $$U = \bar{A} \cdot \bar{B} + \overline{C \cdot D} = \overline{\overline{\bar{A} \cdot \bar{B} + \overline{C \cdot D}}} = \overline{(\bar{A} \cdot \bar{B}) \cdot (\bar{C} + \bar{D})}$$




E1: CMOS Logic Gates – Design

- $$U = \bar{A} \cdot \bar{B} + \overline{C \cdot D} = \overline{\overline{\bar{A} \cdot \bar{B}} + \overline{C \cdot D}} = \overline{(\bar{A} \cdot \bar{B}) \cdot (\bar{C} + \bar{D})}$$



E2: Calculation of delays and F_{\max}

- Analyze the delay of this circuit (delays in ns)
- Evaluate F_{\max} of the clock signal if:
 $T_{\text{SU}} = 1.5 \text{ ns}$; $T_{\text{H}} = 0.5 \text{ ns}$



E2: Calculation of delays and F_{\max}

- Delays include t_{CKQ}

$$t_{B \rightarrow D} = 2.15 \text{ ns} + 2.2 \text{ ns} + 3.15 \text{ ns} = 7.5 \text{ ns}$$

$$t_{S \rightarrow D}^1 = 2.1 \text{ ns} + 1.05 \text{ ns} + 2.2 \text{ ns} + 3.15 \text{ ns} = \mathbf{8.5 \text{ ns}} \leftarrow \text{max}$$


$$t_{S \rightarrow D}^2 = 2.2 \text{ ns} + 2.2 \text{ ns} + 3.15 \text{ ns} = 7.55 \text{ ns}$$

$$t_{A \rightarrow D} = 2.05 \text{ ns} + 2.2 \text{ ns} + 3.15 \text{ ns} = \mathbf{7.4 \text{ ns}} \leftarrow \text{min}$$

$$F_{\max} = \frac{1}{t_{S \rightarrow D}^1 + t_{SU}}$$


$$= \frac{1}{8.5 \text{ ns} + 1.5 \text{ ns}}$$

$$= \mathbf{100 \text{ MHz}}$$



E3: Sequential Circuit


- The Q outputs are preset to 0. The clock has 50 % duty cycle. The open-drain buffer B_1 has $R_{ON} = 40 \Omega$, $I_{OH} = 200 \mu A$. I_1 is a Schmitt trigger inverter with $V_{S_1} = 3 V$ and $V_{S_2} = 2 V$. Supply voltage: 5 V.




- Draw the waveforms at nodes A , Q_1 , Q_2 , Q_3 , and Out for the first three periods of CK clock considering $C = 0 F$ and zero propagation delay for all components.



E3: Sequential Circuit: Signals and States




E3: Sequential Circuit: Signals and States



E3: Sequential Circuit: Delays

- Draw the waveforms for 2 clock periods on nodes A , Q_1 , Q_2 , Q_3 and Out for
 - $C = 0\text{ F}$
 - All FFs: $t_{SU} = 3\text{ ns}$, $t_H = 2\text{ ns}$, $t_{CKQ} = 5\text{ ns}$
 - NAND and I_1 : $t_{LH} = 3\text{ ns}$, $t_{HL} = 4\text{ ns}$
 - B_1 : $t_P = 6\text{ ns}$ for both transitions $L \rightarrow H$ and $H \rightarrow L$






E3: Sequential Circuit: Delays

- $C = 0 \text{ F}$
- FFs
 - ♦ $t_{\text{SU}} = 3 \text{ ns}$
 - ♦ $t_{\text{H}} = 2 \text{ ns}$
 - ♦ $t_{\text{CKQ}} = 5 \text{ ns}$

- NAND and I_1


- ♦ $t_{\text{LH}} = 3 \text{ ns}$
- ♦ $t_{\text{HL}} = 4 \text{ ns}$

- B_1
 - ♦ $t_{\text{p}} = 6 \text{ ns}$ for both $\text{L} \rightarrow \text{H}$ and $\text{H} \rightarrow \text{L}$ transitions



E3: Sequential Circuit: Delay Evaluation


- $C = 0 \text{ F}$
- FFs
 - ◆ $t_{\text{SU}} = 3 \text{ ns}$
 - ◆ $t_{\text{H}} = 2 \text{ ns}$
 - ◆ $t_{\text{CKQ}} = 5 \text{ ns}$
- NAND and I_1
 - ◆ $t_{\text{LH}} = 3 \text{ ns}$
 - ◆ $t_{\text{HL}} = 4 \text{ ns}$
- B_1
 - ◆ $t_{\text{p}} = 6 \text{ ns}$ for both $\text{L} \rightarrow \text{H}$ and $\text{H} \rightarrow \text{L}$ transitions



E3: Sequential Circuit: V_C and V_{Out}


- Analyze the dynamic behavior of the loop $B_1 \rightarrow C \rightarrow I_1 \rightarrow FF_3$

- Draw qualitatively the signals Q_3 , V_C , and Out
- Determine maximum f_{CK_1} for
 - ♦ $R_{PU} = 1 \text{ k}\Omega$, $C = 25 \text{ pF}$, $V_{CC} = 5 \text{ V}$
 - ♦ $V_{S_1} = 3 \text{ V}$, $V_{S_2} = 2 \text{ V}$




E3: Sequential Circuit: V_C and V_{Out}

- Analyze the dynamic behavior of the loop $B_1 \rightarrow C \rightarrow I_1 \rightarrow FF_3$



E3: Sequential Circuit: V_C and V_{Out}

- Analyze the dynamic behavior of the loop $B_1 \rightarrow C \rightarrow I_1 \rightarrow FF_3$
- 1. Draw qualitatively the signals Q_3 , V_C , and Out







E3: Sequential Circuit: V_C and V_{Out}

- Analyze the dynamic behavior of the loop $B_1 \rightarrow C \rightarrow I_1 \rightarrow FF_3$



- Draw qualitatively the signals Q_3 , V_C , and Out



E3: Sequential Circuit: V_C and V_{Out}

- Analyze the dynamic behavior of the loop $B_1 \rightarrow C \rightarrow I_1 \rightarrow FF_3$

- Draw qualitatively the signals Q_3 , V_C , and Out




E3: Sequential Circuit: V_C and V_{Out}

- Analyze the dynamic behavior of the loop $B_1 \rightarrow C \rightarrow I_1 \rightarrow FF_3$

2. Determine $\max f_{CK_1}$ for

◆ $R_{PU} = 1 \text{ k}\Omega$, $C = 25 \text{ pF}$, $V_{CC} = 5 \text{ V}$

◆ $V_{S_1} = 3 \text{ V}$, $V_{S_2} = 2 \text{ V}$




E3: Sequential Circuit: V_C and V_{Out}

- Analyze the dynamic behavior of the loop $B_1 \rightarrow C \rightarrow I_1 \rightarrow FF_3$

2. Determine $\max f_{CK_1}$ for

◆ $R_{PU} = 1 \text{ k}\Omega$, $C = 25 \text{ pF}$, $V_{CC} = 5 \text{ V}$

◆ $V_{S_1} = 3 \text{ V}$, $V_{S_2} = 2 \text{ V}$



Worst: $V_{C_{LH}} \rightarrow V_{Out_{HL}}: V_C(t_{LH}) = V_{S_1} = (V_{GND} - V_{CC})e^{-\frac{t_{LH}}{R_{pu}C}} + V_{CC}$

$$t_{C_{LH}} = R_{pu}C \ln \frac{V_{CC} - V_{GND}}{V_{CC} - V_{S_1}} = 1 \text{ k}\Omega \cdot 25 \text{ pF} \cdot \ln \frac{5 \text{ V} - 0 \text{ V}}{5 \text{ V} - 3 \text{ V}} = \mathbf{22.91 \text{ ns}}$$


E3: Sequential Circuit: V_C and V_{Out}

- Analyze the dynamic behavior of the loop $B_1 \rightarrow C \rightarrow I_1 \rightarrow FF_3$

2. Determine $\max f_{CK_1}$ for

◆ $R_{PU} = 1 \text{ k}\Omega$, $C = 25 \text{ pF}$, $V_{CC} = 5 \text{ V}$

◆ $V_{S_1} = 3 \text{ V}$, $V_{S_2} = 2 \text{ V}$



Worst: $V_{C_{LH}} \rightarrow V_{Out_{HL}}: V_C(t_{LH}) = V_{S_1} = (V_{GND} - V_{CC})e^{-\frac{t_{LH}}{R_{pu}C}} + V_{CC}$


$$t_{C_{LH}} = R_{pu}C \ln \frac{V_{CC} - V_{GND}}{V_{CC} - V_{S_1}} = 1 \text{ k}\Omega \cdot 25 \text{ pF} \cdot \ln \frac{5 \text{ V} - 0 \text{ V}}{5 \text{ V} - 3 \text{ V}} = \mathbf{22.91 \text{ ns}}$$

$$T_{CK_{min}} = \underbrace{t_{CKQ_{LH}}}_{FF_3} + \underbrace{t_{p_{LH}}}_{B_1} + \underbrace{t_{C_{LH}}}_{R_{pu}C} + \underbrace{t_{HL}}_{I_1} + \underbrace{t_{SU}}_{FF_3}$$

$$= 5 \text{ ns} + 6 \text{ ns} + 22.91 \text{ ns} + 4 \text{ ns} + 3 \text{ ns} = 40.91 \text{ ns} \Rightarrow F_{CK_{max}} = \mathbf{24.4 \text{ MHz}}$$



E4: Clock Generator

- Calculate the frequency of the V_O square wave
- Comparator parameters
 - ◆ $V_{T+} = 2\text{ V}$
 - ◆ $V_{T-} = 1.2\text{ V}$
 - ◆ $V_{OH} = 4.7\text{ V}$
 - ◆ $V_{OL} = 0.3\text{ V}$
- Components
 - ◆ $R = 1\text{ k}\Omega$
 - ◆ $C = 10\text{ nF}$








E4: Clock Generator: Half Period T'





E4: Clock Generator: Half Period T'




- V_O : switches between V_{OH} and V_{OL}
- V_C : exponentials between V_{T-} and V_{T+}





E4: Clock Generator: Half Period T'



- V_O : switches between V_{OH} and V_{OL}
 - V_C : exponentials between V_{T-} and V_{T+}
- T' : $V_C(t) = V_{OH} + (V_{T-} - V_{OH})e^{-\frac{t}{RC}}$




E4: Clock Generator: Half Period T'





- V_O : switches between V_{OH} and V_{OL}
- V_C : exponentials between V_{T-} and V_{T+}

$$T': V_C(t) = V_{OH} + (V_{T-} - V_{OH})e^{-\frac{t}{RC}}$$

$$\text{When } t = T' \rightarrow V_C(T') = V_{T+}$$



E4: Clock Generator: Half Period T'




- V_O : switches between V_{OH} and V_{OL}
- V_C : exponentials between V_{T-} and V_{T+}


$$T': V_C(t) = V_{OH} + (V_{T-} - V_{OH})e^{-\frac{t}{RC}}$$

When $t = T' \rightarrow V_C(T') = V_{T+}$



$$T' = RC \ln \left[\frac{V_{OH} - V_{T-}}{V_{OH} - V_{T+}} \right] = 1 \text{ k}\Omega \cdot 10 \text{ nF} \cdot \ln \left[\frac{4.7 \text{ V} - 1.2 \text{ V}}{4.7 \text{ V} - 2 \text{ V}} \right] = 2.6 \mu\text{s}$$




E4: Clock Generator: Half Period T'



$$T'': V_C(t) = V_{OL} + (V_{T+} - V_{OL})e^{-\frac{t}{RC}}$$





E4: Clock Generator: Half Period T'






$$T'': V_C(t) = V_{OL} + (V_{T+} - V_{OL})e^{-\frac{t}{RC}}$$

When $t = T'' \rightarrow V_C(T'') = V_{T-}$



E4: Clock Generator: Half Period T'



$$T'': V_C(t) = V_{OL} + (V_{T+} - V_{OL})e^{-\frac{t}{RC}}$$

$$\text{When } t = T'' \rightarrow V_C(T'') = V_{T-}$$

$$T'' = RC \ln \left[\frac{V_{OL} - V_{T+}}{V_{OL} - V_{T-}} \right] = 1 \text{ k}\Omega \cdot 10 \text{ nF} \cdot \ln \left[\frac{2 \text{ V} - 0.3 \text{ V}}{1.2 \text{ V} - 0.3 \text{ V}} \right] = 6.4 \mu\text{s}$$

$$T = T' + T'' = 2.6 \mu\text{s} + 6.4 \mu\text{s} = 9 \mu\text{s} \Rightarrow f = \frac{1}{T} = 111 \text{ kHz}$$