

1801042693

Muhammet Fikret ATAR

Cse 232 Spring 2020 Hw3

CSE 232 SPRING 2020
Hw 3

1-) Compute the clock period

a) $1 / (50 \text{ KHz}) = (1/50) \text{ ms}$
 $= 20 \text{ ns} // \text{ (Early computers)}$

b) $1 / (300 \text{ MHz}) = (1/300) \text{ ns}$
 $= 3,33 \text{ ns} // \text{ (Playstation 2 processor)}$


c) $1 / (3,4 \text{ GHz}) = (1/3,4) \text{ ns}$
 $= 0,294 \text{ ns} // \text{ (Intel pentium 4)}$

d) $1 / (10 \text{ GHz}) = (1/10) \text{ ns} \text{ (PCs of the early 2010s)}$
 $= 0,1 \text{ ns} //$


e) $1 / (1 \text{ Thz}) = (1/1) \text{ ps}$
 $= 1 \text{ ps} //$
 $(1 \text{ terahertz}) \text{ (PC's of the future)}$

CSE 232 SPRING 2020
HW 3

2-)



HW 3



D-latch stores whatever value is present at the Latch's D input when clock ($C=1$), and remembers that value when clock ($C=0$). D-Latch continuously checks the input and changes the output when $C=1$. Flip-flop changes the output when clock signal goes from high to low or low to high transition. In D-latch, input C acts like an enable signal whereas in flip-flop, C input considered at rising edge or falling edge. D-latch is level triggered. A D-flip flop is edge triggered.

4-) The smallest possible number of bits for a state register is; Number of bits $= \log_2 n$

a) $\log_2 4 = \log_2 2^2 = 2 //$

b) $\log_2 8 = \log_2 2^3 = 3 //$

c) $\log_2 9 = 3.16 \Rightarrow 4 //$ (It's must be integer)

d) $\log_2 23 = 4.52 \Rightarrow 5 //$ (It's must be integer)

e) $\log_2 900 = 9.8 \Rightarrow 10 //$ (It's must be integer)

CSE 232 SPRING 2020
HW 3

5-) For example;

There are 2 state or there are 3 state

$A \rightarrow B$
 $B \rightarrow A$

$A \rightarrow B$ $B \rightarrow A$ $C \rightarrow A$
 $A \rightarrow C$ $B \rightarrow C$ $C \rightarrow B$

Number of transitions = $2 \times 1 = 2$ Number of transition $3 \times 2 = 6$


$N = \text{State}$

Thus, the maximum possible number of transitions

$\Rightarrow \boxed{N(N-1)}$
in FSM with N states.


6-) Input : None , Outputs : x, y, z

Step 1



Step 2

a)



Step 2

b)

Inputs			Outputs					Next state
State	s0	s1	x	y	z	n0	n1	
s1	0	0	0	0	0	0	1	s2
s2	0	1	0	0	1	1	0	s3
s3	1	0	0	1	0	1	1	s4
s4	1	1	1	0	0	0	0	s1

$$x = s1s0$$

$$y = s1s0'$$

$$z = s1's0$$

$$n1 = s1's0 + s1s0' = s1 \oplus s0$$


$$n0 = s1's0' + s1s0' = s0'$$

CBE 232 SPRING 2020
HW3


7-)

Step 1

"FSM"



Thus, the state diagram of the FSM is obtained with an input B and two outputs s1 and s0.



Encode States

Time2 000
Alarm 001
Alarm2 010
Stopwatch 011
Stopwatch2 100
Date 101
Date2 110
Time 111.

other page

CSE 232 SPRING 2020

HW3

	inputs				outputs				
	r_2	r_1	r_0	B	s_1	s_0	n_2	n_1	n_0
Time 2	0	0	0	0	0	0	0	0	0
	0	0	0	1	0	0	0	0	1
Alarm	0	0	1	0	0	1	0	1	0
	0	0	1	1	0	1	0	0	1
Alarm 2	0	1	0	0	0	1	0	1	0
	0	1	0	1	0	1	0	1	1
Stop Watch	0	1	1	0	1	0	1	0	0
	0	1	1	1	1	0	0	1	1
stop watch 2	1	0	0	0	1	0	1	0	0
	1	0	0	1	1	0	1	0	1
Date	1	0	1	0	1	1	1	1	0
	1	0	1	1	1	1	1	0	1
Date 2	1	1	0	0	1	1	1	1	0
	1	1	0	1	1	1	1	1	1
Time	1	1	1	0	0	0	0	0	0
	1	1	1	1	0	0	1	1	1

$$s_1 = r_2' r_1 r_0 + r_2 r_1' r_0' + r_2 r_1' r_0 + r_2 r_1 r_0'$$

$$s_1 = r_0 (r_2 \oplus r_1) + r_2 r_0'$$

$$s_0 = r_2' r_1' r_0 + r_2' r_1 r_0' + r_2 r_1' r_0 + r_2 r_1 r_0'$$

$$s_0 = r_1 \oplus r_0$$

$$n_2 = B' + r_2 r_1' r_0' + r_2 r_1' r_0 + r_2 r_1 r_0' + B$$

$$n_2 = r_2 r_1' + r_2 r_1 r_0' = r_2 (r_1' + r_1 r_0')$$

$$n_2 = r_2 \cdot (r_1' + r_0')$$

$$n_1 = B' + r_2' r_1 r_0' + B + B' + r_2 r_1 r_0' + B$$

$$n_1 = r_0' \cdot (r_2 \oplus r_1)$$

$$n_0 = B$$