1801042693

Muhammet Fikret ATAR

Cse 232 Spring 2020 Hw3


CSE 232 SPRING 2020


HW 3

1-) Compute the clock period

a)
$$1/(50 \text{ kHz}) = (1/50) \text{ ms}$$
 $= 20 \text{ Ns} / (\text{Forly computers})$
 $= 3/33 \text{ ns} / (\text{Playstation 2 processor})$
 $= 3/33 \text{ ns} / (\text{Playstation 2 processor})$
 $= 0/294 \text{ ns} / (\text{Intel pentium 4})$


d) $1/(10 \text{ GHz}) = (1/10) \text{ ns} (\text{PCs of the early 2010s})$
 $= 0/1 \text{ ns} / (\text{Ns})$
 $= 0/1 \text{ ns} /$





D-latch stores whatever value is present at the Latch's D input when clock (C=1), and remembers that value when clock (C=0). D-Latch continuously checks the input and changes the output when clock output when C=1. Flip-flop changes the output when clock output when C=1. Flip-flop changes the output when clock output when C=1 below or low to high transition. In signal goes from high to low or low to high transition. In signal goes from high to low or low to high transition in flip-flop, D-latch, input C acts like an enable signal whereas in flip-flop, C input considered at rising edge or falling cdge. D-latch is level triggered. A D-flip flop is edge triggered.

- 4-) The smallest possible number of bits for a state register is; Number of bits = log2 n
- a) log 4 = log 22 = 2/1
- b) 10928 = 109223 = 311
- c) log29 = 3,16 => 4// (1+'s must be integer)
- d) 109223 = 4152 => 5/1(1+1's must be integer)
- e) log 2900 = 9,8 => 10/1 (H's must be integer)



5-) For example ;

There are 2 state or there are 3 state

ATB BTA CTA
ATC BTC CTB $A \rightarrow B$ $B \rightarrow A$


Number of transitions = 2x1=2 Number of transition 3x2=6

N = State

Thus the maximum possible number of transitions

=> [N (N-1)]
in FSM with N states.

6-) Input : None , Outpots : x , y , z



Step 2

Combinational 45 Logic

CSE 232 SPRING 2020 Hw3

Step 2


6) 1	Outputs							
State	50	51	X	4	2	00	01	Next
51	0	0	0	0	0	0	1	52
52	0	1	0	0	1	1	0	33
53	1	0	0	1	0	1	1	54
54	1	1	1	0	0	0	6	51

$$X = 5150$$


 $y = 5150^{\circ}$
 $2 = 51^{\circ} = 51^{\circ} = 51 \oplus 50$
 $11 = 51^{\circ} = 51 \oplus 50$

$$no = 51'so' + 51so' = 50'$$

CBE 232 SPRING 2020 HW3



Thus, the state diagram of the FSM is obtained with on input B and two outputs s1 and s0.



Encode States

Time 2 000
Alarm 001
Alarm 010
Stopwatch 011
Stopwatch 2 100
Date 101
Date 2 110
Time 111.

other page

			CZE	20		SPICIT	4 2	020		
					HW	3				
inputs					Outputs					
	12	r1	6	B	S1	50	12	01	no	
Time 2	0	0	0	0	0	0	0	0	0	May
	0	0	0	1	0	0	0	0	1	
Alarm .	0	0	1	0	0	1	0	1	0	
	0	0	1	1	0	1	0	0	1	
Alarm -	0	1	0	0	0	1	0	1	0	
	0	1	0	1	0	1	0	ゴ	1	
Stop	0	1	1	0	1	0	1	0	0	
	0	1	1	1	1	0	0	1	1	
stop watch	1	0	0	0	1	0	1	0	0	
	1	0	0	1	1	0	1	0	1	
Date	1	0	1	0	1	1	1	1	0	
	1	0	1	1	1	1	1	0	7	
octe	1	1	0	0	1	1	1	1	0	
	1	1	0	1	1	1	1	7	1	
time	1	1	1	0	0	0	0	0	0	
Time	1	1	1	1	0	0	1	1	1	

CSE 237 SPRING 2020

 $S_1 = \Gamma_2' \Gamma_1 \Gamma_0 + \Gamma_2 \Gamma_1' \Gamma_0' + \Gamma_2 \Gamma_1$