


**CSE 331/503**  
**Computer Organization**  
**Homework 4 Report**


**MUHAMMET FİKRET ATAR**  
**1801042693**



## Modules

Instruction Memory:

I used instruction to keep instructions. Also it changes read address .



Control Unit:

I used following logical operations:

This table for type check;

	F.op5	F.op4	F.op3	F.op2	F.op1	F.op0	ALUOP1	ALUOP0
R TYPE	0	0	0	0	0	0	1	0
LW	1	0	0	0	1	1	0	0
SW	1	0	1	0	1	1	0	1
ORI	0	0	1	1	0	1	1	1


This table for select alu ;

[illegible]

This table for Main Control Unit's Signals;


	N1	N0	memtoreg	Mem_read	Mem_write	Reg_write1	Reg_write2	Reg_dest	Alu_src	Zero_ext
Rtype	1	0	1	0	0	1	1	1	0	0
LW	0	0	0	1	0	1	0	0	1	0
SW	0	1	0	0	1	0	0	0	1	0
ORI	1	1	0	0	0	1	0	0	1	0
LUI	/	/	0	0	0	1	0	0	0	0

My control unit first performs type control and generates its own signal and the signals of alu's select bit according to the opcode signals. Also, alu control unit is working inside the control unit. You can see the input and output signals in the truth tables above.




#### Extenders:

I used two extenders unit, These modules convert the immediate part to 32 bits.




#### Register Modul:

In order to implement R-type, I had to write two different register addresses in one cycle design my register accordingly.




### Alu:

Arithmetic operations take place in the alu module.




### Data memory unit:

I used data memory for read and write operation to datamem file.



### Comparator:

I used comparator for R-Type InstructionS, then comparator selects 1,2,3 muxer's select bit in main module.



All instructions work correctly except j, jal, jr, beq, bne. Due to the trouble with my pc counter ,5 instruction does not work correctly. Following are the test of correct running instructions.

Tests;

ADDN : 000000\_01000\_01001\_01010\_00000\_100000 (addn \$r10, \$r8, \$r9 )

[illegible]

register.txt

[illegible]

register.out.txt

ADDN: 000000 01000 01001 01010 00000 100000 (addn \$r10, \$r8, \$r9 )

[illegible]





## ASSIGNMENT 4 REPORT

[illegible]

register.txt

[illegible]

register.out.txt

ANDN: 000000\_01000\_01001\_01010\_00000\_100100 (andn \$r10, \$r8, \$r9 )

[illegible]

register.txt

[illegible]

register.out.txt





ORN: 000000\_01000\_01001\_01010\_00000\_100101 (andn \$r10, \$r8, \$r9 )

[illegible]

register.txt

[illegible]

register.out.txt

XORN: 000000\_01000\_01001\_01010\_00000\_100110 (andn \$r10, \$r8, \$r9 )

[illegible]

register.txt

[illegible]

register.out.txt





LW: 100011\_01001\_01010\_000000000000100 (lw \$10,13(\$0) )

[illegible]

register.txt

data.mem.txt

register.out.txt

SW: 101011 01001 01010 0000000000000100 (sw \$10,13(\$0) )

[illegible]

register.txt

data.mem.txt

data.mem.out.txt







My own computer file path is available for file read and write. You can change them as you run .



