

CSE 331/503 Computer Organization Homework 4 Report

MUHAMMET FİKRET ATAR 1801042693

Single Cycle Datapath: I used following schema.




RTL View:



Modules

Instruction Memory:

I used instruction to keep instructions. Also it changes read adreess .



Control Unit:

I used following logical operations:

This table for type check;

	F.op5	F.op4	F.op3	F.op2	F.op1	F.op0	ALU0P1	ALUOP0
R TYPE	0	0	0	0	0	0	1	0
LW	1	0	0	0	1	1	0	0
SW	1	0	1	0	1	1	0	1
ORİ	0	0	1	1	0	1	1	1


This table for select alu;

	ALU0	ALU0P	F.field	F.field	F.field	F.field	F.field	F.field	S.alu	S.alu	S.alu
	P1	0	5	4	3	2	1	0	2	1	0
ADD	1	0	1	0	0	0	0	0	0	0	1
SUB	1	0	1	0	0	0	1	0	1	0	0
AND	1	0	1	0	0	1	0	0	0	0	0
OR	1	0	1	0	0	1	0	1	0	0	1
XOR	1	0	1	0	0	1	1	0	0	1	1
LW	0	0	*	*	*	*	*	*	0	1	0
SW	0	1	*	*	*	*	*	*	0	1	0
ORİ	1	1	*	*	*	*	*	*	0	0	1
LUİ	//	//	*	*	*	*	*	*	-	-	-

This table	for Main	Control	Unit's	Signals:
TITIS LADIC	ioi iviaiii	COLLLO	OHIL 3	Jigilais,


	N1	N0	memtoreg	Mem_read	Mem_write	Reg_write1	Reg_write2	Reg_dest	Alu_src	Zero_ext
Rtype	1	0	1	0	0	1	1	1	0	0
LW	0	0	0	1	0	1	0	0	1	0
SW	0	1	0	0	1	0	0	0	1	0
ORİ	1	1	0	0	0	1	0	0	1	0
LUİ	/	/	0	0	0	1	0	0	0	0

My control unit first performs type control and generates its own signal and the signals of alu's select bit according to the opcode signals. Also , alu control unit is working inside the control unit. You can see the input and output signals in the truth tables above.




Extenders:

I used two extenders unit, These modules convert the immediate part to 32 bits.




Register Modul:

In order to implement R-type, I had to write two different register addresses in one cycle design my register accordingly.




Alu:

Arithmetic operations take place in the alu module.




Data memory unit:

I used data memmory for read and write operation to datamem file.



Comparator:

I used comparator for R-Type InstructionS, then comparator selects 1,2,3 muxer's select bit in main modüle.



All instructions work correctly except j, jal, jr, beq, bne. Due to the trouble with my pc counter ,5 instruction does not work correctly. Following are the test of correct running instructions.

Tests;

ADDN: 000000 01000 01001 01010 00000 100000 (addn \$r10, \$r8, \$r9)

```
00000000000000000000000000011011
00000000000000000000000000000011
```

register.txt register.out.txt

ADDN: 000000 01000 01001 01010 00000 100000 (addn \$r10, \$r8, \$r9)

```
00000000001000000000001100110010
  0000000001000010000111101000010
00000000000000010000110000010000
  00000000000000010000110000010000
000000000000000000000000000000011
```

SUBN: 000000_01000_01001_01010_00000_100010 (subn \$r10, \$r8, \$r9)



register.txt

register.out.txt

SUBN: 000000_01000_01001_01010_00000_100010 (subn \$r10, \$r8, \$r9)

```
111111111111111111111111111111111111
```

register.txt

register.out.txt

ANDN: 000000_01000_01001_01010_00000_100100 (andn \$r10, \$r8, \$r9)

```
00000000000000000000100000001100
  00000000000000000000000000001100
00000000000000000000011100001111
  00000000000000000000011100001111
00000000000000000000000000000011
```

register.txt

register.out.txt

ANDN: 000000_01000_01001_01010_00000_100100 (andn \$r10, \$r8, \$r9)

00000000000000000000000000111000 0000000000111111100001000000010 0000000000111111100001000000010

register.txt

register.out.txt

ORN: 000000_01000_01001_01010_00000_100101 (andn \$r10, \$r8, \$r9)

00000000000000000000000000000 00000000000000000000000000111000 00000000000111111100001000111010 00000000000111111100001000000010 0000000000111111100001000000010 00000000000000000000000000000011

register.txt

register.out.txt

ORN: 000000_01000_01001_01010_00000_100101 (andn \$r10, \$r8, \$r9)

```
0000111111111111111111111111111111
0000000000000000011111111111000
  000011111111111111111111111111111
00001111111111111111111111111111111
  0000000000000000000000000000011
```

register.txt

register.out.txt

XORN: 000000_01000_01001_01010_00000_100110 (andn \$r10, \$r8, \$r9)

```
00001100010000101010100110010011
0000000000000001110010100100001
  00001100010000100100110010110010
00001100010000100100110010110010
000000000000000000000000000000011
```

register.txt

register.out.txt

XORN: 000000_01000_01001_01010_00000_100110 (andn \$r10, \$r8, \$r9)

```
0000111111111000000011000000000
 0000111111111000000011000000000
0000111111111000000001100000000
```

register.txt

register.out.txt

LW: 100011_01001_01010_000000000000100 (lw \$10,14(\$0))



register.txt

data.mem.txt

register.out.txt

LW: 100011_01001_01010_000000000000100 (lw \$10,13(\$0))

000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	00000000011110001101010001001100	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	00000000011110001101010001001100
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
000000000000000000000000000000000000000	000000000000000000000000000000000000000	222222222222222222222222222222222222222

register.txt

data.mem.txt

register.out.txt

SW: 101011_01001_01010_000000000000100 (sw \$10,13(\$0))

```
00000000000000000000010001100000
00000000011110001101010001001100
  000000000000000000000010001100000
```

register.txt

data.mem.txt

data.mem.out.txt

SW: 101011_01001_01010_000000000000100 (sw \$10,13(\$0))



register.txt data.mem.txt data.mem.out.txt

ORİ: 001101_01001_01010_0000000110011000 (ori \$10,\$9, 408)

```
00000000001110001010010000001000
 0000000001110001010010000001000
00000000001110001010010110011000
```

register.txt

register.out.txt

ORI: 001101_01001_01010_000000000000000 (ori \$10,\$9,0)

00000000001110001010010000101010 00000000001110001010010000101010 000000000011100010100100000101010

register.txt

register.out.txt

LUİ: 001111 01001 01010 0001000001101110(lui \$t10, 4206)

00000000000000000011001111001010 00000000000000000011001111001010 000100000110111000000000000000000

register.txt

register.out.txt

LUİ: 001111_01001_01010_0001000001101110(lui \$t10, 4206)

```
000000000000000000000000010000100
 001111111111111100000000000000000
```

register.txt

register.out.txt

In this project, I used Altera Quartus II with Verilog. I will implement a different version of 32-bit MIPS processor. The block that I designed get no inputs from outside. I had two memories: Data Memory and Instruction Memory. The instructions must be loaded to the instruction memory and the data must be put in data memory. My processor supports lw, sw, , addn, subn, xorn, andn, orn, ori and lui instructions.

!!!!

My own computer file path is available for file read and write. You can change them as you run .