GBATEK

GBA Reference	NDS Reference	DSi Reference
Overview	Overview	DSi Basic Differences to NDS
GBA Technical Data	DS Technical Data	
GBA Memory Map	DS I/O Maps	New Hardware Features
GBA I/O Map	DS Memory Maps	DSi I/O Map
		DSi Control Registers (SCFG)
Hardware Programming	Hardware Programming	DSi XpertTeak (DSP)
GBA LCD Video Controller	DS Memory Control	DSi New Shared WRAM (for ARM7, ARM9, DSP)
GBA Sound Controller	DS Video	DSi New DMA
GBA Timers	DS 3D Video	DSi SoundExt
GBA DMA Transfers	DS Sound	DSi Advanced Encryption Standard (AES)
GBA Communication Ports	DS System and Built-in Peripherals	DSi Cartridge Header
GBA Keypad Input	DS Cartridges, Encryption, Firmware	DSi Touchscreen/Sound Controller
GBA Interrupt Control	DS Xboo	DSi I2C Bus
GBA System Control	DS Wireless Communications	DSi Cameras
GBA Cartridges	Oil	DSi SD/MMC Protocol and I/O Ports
GBA Unpredictable Things	Other	DSi SD/MMC Filesystem
0.41	BIOS Functions	DSi Atheros Wifi SDIO Interface
Other	ARM CPU Reference	DSi Atheros Wifi Internal Hardware
ARM CPU Reference	External Connectors	DSi GPIO Registers
BIOS Functions		DSi Console IDs
External Connectors		DSi Unknown Registers
		DSi Notes
		DSi Exploits
		DSi Regions
CPU Reference	CPU 32bit ARM Mode	CPU 16bit THUMB Mode

General ARM7TDMI Information

ARM CPU Overview

ARM CPU Register Set

ARM CPU Flags & Condition Field (cond)

ARM CPU 26bit Memory Interface

ARM CPU Exceptions

ARM CPU Memory Alignments

Further Information

ARM Pseudo Instructions and Directives

ARM CP15 System Control Coprocessor

ARM CPU Instruction Cycle Times

ARM CPU Versions

ARM CPU Data Sheet

ARM 32bit Opcodes (ARM Code)

ARM Instruction Summary

ARM Branch and Branch with Link (B, BL, BX,

BLX, SWI, BKPT)

ARM Data Processing (ALU)

ARM Multiply and Multiply-Accumulate (MUL,

MLA)

ARM Special ARM9 Instructions (CLZ,

OADD/OSUB)

ARM PSR Transfer (MRS, MSR)

ARM Memory: Single Data Transfer (LDR, STR,

PLD)

ARM Memory: Halfword, Doubleword, and Signed

Data Transfer

ARM Memory: Block Data Transfer (LDM, STM)

ARM Memory: Single Data Swap (SWP)

ARM Coprocessor (MRC/MCR, LDC/STC, CDP,

MCRR/MRRC)

ARM 16bit Opcodes (THUMB Code)

When operating in THUMB state, cut-down 16bit opcodes are used.

THUMB is supported on T-variants of ARMv4 and up, ie. ARMv4T, ARMv5T, etc.

THUMB Instruction Summary

THUMB Register Operations (ALU, BX)

THUMB Memory Load/Store (LDR/STR)

THUMB Memory Addressing (ADD PC/SP)

THUMB Memory Multiple Load/Store (PUSH/POP

and LDM/STM)

THUMB Jumps and Calls

GBA Reference

Overview

GBA Technical Data

GBA Memory Map

GBA I/O Map

Hardware Programming

GBA LCD Video Controller

GBA Sound Controller

GBA Timers

GBA DMA Transfers

GBA Communication Ports

GBA Keypad Input

GBA Interrupt Control

GBA System Control

GBA Cartridges

GBA Unpredictable Things

Other

ARM CPU Reference BIOS Functions External Connectors

GBA Technical Data

```
CPU Modes
              ARM7TDMI 32bit RISC CPU, 16.78MHz, 32bit opcodes (GBA)
  ARM Mode
              ARM7TDMI 32bit RISC CPU, 16.78MHz, 16bit opcodes (GBA)
  THUMB Mode
              Z80/8080-style 8bit CPU, 4.2MHz or 8.4MHz (CGB compatibility)
  CGB Mode
               Z80/8080-style 8bit CPU, 4.2MHz (monochrome gameboy compatib.)
  DMG Mode
Internal Memory
  BIOS ROM
               16 KBvtes
  Work RAM
               288 KBytes (Fast 32K on-chip, plus Slow 256K on-board)
  VRAM
               96 KBytes
              1 KByte (128 OBJs 3x16bit, 32 OBJ-Rotation/Scalings 4x16bit)
  MAO
  Palette RAM 1 KByte (256 BG colors, 256 OBJ colors)
Video
               240x160 pixels (2.9 inch TFT color LCD display)
  Display
  BG layers
               4 background layers
              Tile/map based, or Bitmap based
  BG types
              256 colors, or 16 colors/16 palettes, or 32768 colors
  BG colors
              256 colors, or 16 colors/16 palettes
  OBJ colors
              12 types (in range 8x8 up to 64x64 dots)
  OBJ size
  OBJs/Screen max. 128 OBJs of any size (up to 64x64 dots each)
  OBJs/Line
               max. 128 OBJs of 8x8 dots size (under best circumstances)
  Priorities
               OBJ/OBJ: 0-127, OBJ/BG: 0-3, BG/BG: 0-3
              Rotation/Scaling, alpha blending, fade-in/out, mosaic, window
  Effects
  Backlight
               GBA SP only (optionally by light on/off toggle button)
Sound
               4 channel CGB compatible (3x square wave, 1x noise)
  Analogue
  Digital
               2 DMA sound channels
               Built-in speaker (mono), or headphones socket (stereo)
  Output
Controls
              4 Direction Keys, 6 Buttons
  Gamepad
Communication Ports
  Serial Port Various transfer modes, 4-Player Link, Single Game Pak play
```

External Memory

GBA Game Pak max. 32MB ROM or flash ROM + max 64K SRAM

CGB Game Pak max. 32KB ROM + 8KB SRAM (more memory requires banking)

Case Dimensions

Size (mm) GBA: 145x81x25 - GBA SP: 82x82x24 (closed), 155x82x24 (stretch)


Power Supply

Battery GBA GBA: 2x1.5V DC (AA), Life-time approx. 15 hours


Battery SP GBA SP: Built-in rechargeable Lithium ion battery, 3.7V 600mAh

External GBA: 3.3V DC 350mA - GBA SP: 5.2V DC 320mA

Original Gameboy Advance (GBA)




GBA SP (GBA SP)






Gameboy Micro (GBA Micro)




Nintendo DS (NDS)




Nintendo DS Lite (NDS-Lite)





Nintendo DSi (DSi)




Nintendo DSi XL

As DSi, but bigger case, and bigger 4.2" screens

Gameboy Player (Gamecube Joypad) (GBA Player)



Gameboy Player (Gamecube Bongos) (GBA Player)



The GBA's separate 8bit/32bit CPU modes cannot be operated simultaneously. Switching is allowed between ARM and THUMB modes only (that are the two GBA modes).

This manual does not describe CGB and DMG modes, both are completely different than GBA modes, and both cannot be accessed from inside of GBA modes anyways.

Gameboy Player

An GBA Adapter for the Gamecube console; allowing to play GBA games on a television set. GBA Gameboy Player

GBA SP Notes

Deluxe version of the original GBA. With backlight, new folded laptop-style case, and built-in rechargeable battery. Appears to be 100% compatible with GBA, there seems to be no way to detect SPs by software.

Gameboy Micro (GBA Micro)

Minituarized GBA. Supports 32bit GBA games only (no 8bit DMG/CGB games). The 256K Main RAM is a bit slower than usually (cannot be "overclocked via port 4000800h).

Nintendo DS (Dual Screen) Notes

New handheld with two screens, backwards compatible with GBA games, it is NOT backwards compatible with older 8bit games (mono/color gameboys) though..

Also, the DS has no link port, so that GBA games will thus work only in single player mode, link-port accessoires like printers cannot be used, and most unfortunately multiboot won't work (trying to press Select+Start at powerup will just lock up the DS).

iQue Notes

iQue is a brand name used by Nintendo in China, iQue GBA and iQue DS are essentially same as Nintendo GBA and Nintendo DS. The iQue DS contains a larger firmware chip (the charset additionally contains about 6700 simplified chinese characters), the bootmenu still allows to select (only) six languages (japanese has been replaced by chinese). The iQue DS can play normal international NDS games, plus chinese dedicated games. The latter ones won't work on normal NDS consoles (that, reportedly simply due to a firmware-version check contained in chinese dedicated games, aside from that check, the games should be fully compatible with NDS consoles).

GBA Memory Map

```
General Internal Memory
                                                (16 KBytes)
 00000000-00003FFF
                      BIOS - System ROM
 00004000-01FFFFF
                      Not used
                     WRAM - On-board Work RAM
                                               (256 KBytes) 2 Wait
 02000000-0203FFFF
 02040000-02FFFFF
                      Not used
                     WRAM - On-chip Work RAM
                                                (32 KBytes)
 03000000-03007FFF
 03008000-03FFFFF
                      Not used
                     I/O Registers
 04000000-040003FE
 04000400-04FFFFF
                      Not used
Internal Display Memory
                                                (1 Kbyte)
 05000000-050003FF
                      BG/OBJ Palette RAM
 05000400-05FFFFF
                      Not used
                      VRAM - Video RAM
                                                (96 KBvtes)
 06000000-06017FFF
 06018000-06FFFFF
                      Not used
 07000000-070003FF
                      OAM - OBJ Attributes
                                                (1 Kbyte)
 07000400-07FFFFF
                     Not used
External Memory (Game Pak)
                     Game Pak ROM/FlashROM (max 32MB) - Wait State 0
  08000000-09FFFFF
                      Game Pak ROM/FlashROM (max 32MB) - Wait State 1
 0A000000-0BFFFFF
                      Game Pak ROM/FlashROM (max 32MB) - Wait State 2
 0C000000-0DFFFFF
                                       (max 64 KBytes) - 8bit Bus width
 0E000000-0E00FFFF
                      Game Pak SRAM
 0E010000-0FFFFFF
                      Not used
Unused Memory Area
 10000000-FFFFFFF
                     Not used (upper 4bits of address bus unused)
```

Default WRAM Usage

By default, the 256 bytes at 03007F00h-03007FFFh in Work RAM are reserved for Interrupt vector, Interrupt Stack, and BIOS Call Stack. The remaining

WRAM is free for whatever use (including User Stack, which is initially located at 03007F00h).

Address Bus Width and CPU Read/Write Access Widths

Shows the Bus-Width, supported read and write widths, and the clock cycles for 8/16/32bit accesses.

Region	Bus	Read	Write	Cycles
BIOS ROM	32	8/16/32	-	1/1/1
Work RAM 32K	32	8/16/32	8/16/32	1/1/1
I/0	32	8/16/32	8/16/32	1/1/1
OAM	32	8/16/32	16/32	1/1/1 *
Work RAM 256K	16	8/16/32	8/16/32	3/3/6 **
Palette RAM	16	8/16/32	16/32	1/1/2 *
VRAM	16	8/16/32	16/32	1/1/2 *
GamePak ROM	16	8/16/32	-	5/5/8 **/***
GamePak Flash	16	8/16/32	16/32	5/5/8 **/***
GamePak SRAM	8	8	8	5 **

Timing Notes:

- * Plus 1 cycle if GBA accesses video memory at the same time.
- ** Default waitstate settings, see System Control chapter.
- *** Separate timings for sequential, and non-sequential accesses.

One cycle equals approx. 59.59ns (ie. 16.78MHz clock).

All memory (except GamePak SRAM) can be accessed by 16bit and 32bit DMA.

GamePak Memory

Only DMA3 (and the CPU of course) may access GamePak ROM. GamePak SRAM can be accessed by the CPU only - restricted to bytewise 8bit transfers. The SRAM region is supposed for as external FLASH backup memory, or for battery-backed SRAM.

For details about configuration of GamePak Waitstates, see:

GBA System Control

VRAM, OAM, and Palette RAM Access

These memory regions can be accessed during H-Blank or V-Blank only (unless display is disabled by Forced Blank bit in DISPCNT register). There is an additional restriction for OAM memory: Accesses during H-Blank are allowed only if 'H-Blank Interval Free' in DISPCNT is set (which'd reduce number of display-able OBJs though).

The CPU appears to be able to access VRAM/OAM/Palette at any time, a waitstate (one clock cycle) being inserted automatically in case that the display controller was accessing memory simultaneously. (Ie. unlike as in old 8bit gameboy, the data will not get lost.)

CPU Mode Performance

Note that the GamePak ROM bus is limited to 16bits, thus executing ARM instructions (32bit opcodes) from inside of GamePak ROM would result in a not so good performance. So, it'd be more recommended to use THUMB instruction (16bit opcodes) which'd allow each opcode to be read at once. (ARM instructions can be used at best performance by copying code from GamePak ROM into internal Work RAM)

Data Format

Even though the ARM CPU itself would allow to select between Little-Endian and Big-Endian format by using an external circuit, in the GBA no such circuit exists, and the data format is always Little-Endian. That is, when accessing 16bit or 32bit data in memory, the least significant bits are stored in the first byte (smallest address), and the most significant bits in the last byte. (Ie. same as for 80x86 and Z80 CPUs.)

GBA I/O Map

LCD I/O Registers

_		5131018	•		
	4000000h	2	R/W	DISPCNT	LCD Control
	4000002h	2	R/W	-	Undocumented - Green Swap
	4000004h	2	R/W	DISPSTAT	General LCD Status (STAT,LYC)
	4000006h	2	R	VCOUNT	Vertical Counter (LY)
	4000008h	2	R/W	BG0CNT	BG0 Control
	400000Ah	2	R/W	BG1CNT	BG1 Control
	400000Ch	2	R/W	BG2CNT	BG2 Control
	400000Eh	2	R/W	BG3CNT	BG3 Control
	4000010h	2	W	BG0H0FS	BG0 X-Offset
	4000012h	2	W	BG0V0FS	BG0 Y-Offset
	4000014h	2	W	BG1H0FS	BG1 X-Offset
	4000016h	2	W	BG1V0FS	BG1 Y-Offset
	4000018h	2	W	BG2H0FS	BG2 X-Offset
	400001Ah	2	W	BG2V0FS	BG2 Y-Offset
	400001Ch	2	W	BG3H0FS	BG3 X-Offset
	400001Eh	2	W	BG3V0FS	BG3 Y-Offset
	4000020h	2	W	BG2PA	BG2 Rotation/Scaling Parameter A (dx)
	4000022h	2	W	BG2PB	BG2 Rotation/Scaling Parameter B (dmx)
	4000024h	2	W	BG2PC	BG2 Rotation/Scaling Parameter C (dy)
	4000026h	2	W	BG2PD	BG2 Rotation/Scaling Parameter D (dmy)
	4000028h	4	W	BG2X	BG2 Reference Point X-Coordinate
	400002Ch	4	W	BG2Y	BG2 Reference Point Y-Coordinate
	4000030h	2	W	BG3PA	BG3 Rotation/Scaling Parameter A (dx)
	4000032h	2	W	BG3PB	BG3 Rotation/Scaling Parameter B (dmx)
	4000034h	2	W	BG3PC	BG3 Rotation/Scaling Parameter C (dy)
	4000036h	2	W	BG3PD	BG3 Rotation/Scaling Parameter D (dmy)
	4000038h	4	W	BG3X	BG3 Reference Point X-Coordinate
	400003Ch	4	W	BG3Y	BG3 Reference Point Y-Coordinate
	4000040h	2	W	WINOH	Window O Horizontal Dimensions
	4000042h	2	W	WIN1H	Window 1 Horizontal Dimensions
	4000044h	2	W	WINOV	Window 0 Vertical Dimensions
	4000046h	2	W	WIN1V	Window 1 Vertical Dimensions
	4000048h	2	R/W	WININ	Inside of Window 0 and 1
		_	,		

```
400004Ah 2
                R/W WINOUT
                               Inside of OBJ Window & Outside of Windows
 400004Ch 2
                     MOSAIC
                               Mosaic Size
 400004Eh
                               Not used
 4000050h 2
                R/W BLDCNT
                               Color Special Effects Selection
 4000052h 2
                R/W
                     BLDALPHA Alpha Blending Coefficients
 4000054h 2
                W
                     BLDY
                               Brightness (Fade-In/Out) Coefficient
 4000056h
                               Not used
Sound Registers
 4000060h 2 R/W SOUND1CNT L Channel 1 Sweep register
                                                              (NR10)
              R/W SOUNDICNT H Channel 1 Duty/Length/Envelope (NR11, NR12)
 4000062h 2
 4000064h 2 R/W SOUND1CNT X Channel 1 Frequency/Control
                                                              (NR13, NR14)
 4000066h
                               Not used
              R/W SOUND2CNT L Channel 2 Duty/Length/Envelope (NR21, NR22)
 4000068h 2
 400006Ah
                               Not used
                   SOUND2CNT H Channel 2 Frequency/Control
              R/W
 400006Ch 2
                                                              (NR23, NR24)
 400006Eh
                               Not used
 4000070h 2
              R/W SOUND3CNT L Channel 3 Stop/Wave RAM select (NR30)
              R/W SOUND3CNT H Channel 3 Length/Volume
 4000072h 2
                                                              (NR31, NR32)
              R/W SOUND3CNT X Channel 3 Frequency/Control
 4000074h 2
                                                              (NR33, NR34)
 4000076h
                               Not used
              R/W SOUND4CNT L Channel 4 Length/Envelope
 4000078h 2
                                                              (NR41, NR42)
 400007Ah
                               Not used
              R/W SOUND4CNT H Channel 4 Frequency/Control
 400007Ch 2
                                                              (NR43, NR44)
 400007Eh
                               Not used
 4000080h 2
              R/W SOUNDCNT L Control Stereo/Volume/Enable
                                                              (NR50, NR51)
              R/W SOUNDCNT H Control Mixing/DMA Control
 4000082h 2
 4000084h 2
              R/W SOUNDCNT X Control Sound on/off
                                                              (NR52)
 4000086h
                               Not used
 4000088h 2 BIOS SOUNDBIAS
                               Sound PWM Control
 400008Ah
                               Not used
           . .
 4000090h 2x10h R/W WAVE RAM Channel 3 Wave Pattern RAM (2 banks!!)
 40000A0h 4
                W
                     FIFO A
                               Channel A FIFO, Data 0-3
                     FIF0 B
                               Channel B FIFO, Data 0-3
 40000A4h 4
 40000A8h
                               Not used
DMA Transfer Channels
 40000B0h 4
                     DMA0SAD
                               DMA 0 Source Address
 40000B4h 4
                     DMA0DAD
                               DMA 0 Destination Address
 40000B8h 2
                     DMAOCNT L DMA O Word Count
                     DMAOCNT H DMA O Control
 40000BAh 2
 40000BCh 4
                     DMA1SAD DMA 1 Source Address
 40000C0h 4
                     DMA1DAD
                              DMA 1 Destination Address
                     DMA1CNT L DMA 1 Word Count
 40000C4h 2
 40000C6h 2
                R/W DMA1CNT H DMA 1 Control
 40000C8h 4
                     DMA2SAD
                              DMA 2 Source Address
```

```
40000CCh 4
                     DMA2DAD
                               DMA 2 Destination Address
  40000D0h 2
                W
                     DMA2CNT L DMA 2 Word Count
  40000D2h 2
                R/W
                     DMA2CNT H DMA 2 Control
  40000D4h 4
                     DMA3SAD DMA 3 Source Address
  40000D8h 4
                     DMA3DAD
                               DMA 3 Destination Address
  40000DCh 2
                W
                     DMA3CNT L DMA 3 Word Count
                R/W DMA3CNT H DMA 3 Control
  40000DEh 2
  40000E0h
                               Not used
Timer Registers
  4000100h 2
                     TMOCNT L Timer 0 Counter/Reload
  4000102h 2
                R/W TMOCNT H Timer O Control
                R/W TM1CNT L Timer 1 Counter/Reload
  4000104h 2
                R/W TM1CNT H Timer 1 Control
  4000106h 2
                R/W TM2CNT L Timer 2 Counter/Reload
  4000108h 2
                R/W TM2CNT H Timer 2 Control
  400010Ah 2
  400010Ch 2
                R/W TM3CNT L Timer 3 Counter/Reload
                R/W TM3CNT H Timer 3 Control
  400010Fh 2
  4000110h
                               Not used
Serial Communication (1)
                R/W SIODATA32 SIO Data (Normal-32bit Mode; shared with below)
  4000120h 4
                R/W SIOMULTIO SIO Data 0 (Parent)
  4000120h 2
                                                      (Multi-Player Mode)
  4000122h 2
                R/W SIOMULTI1 SIO Data 1 (1st Child) (Multi-Player Mode)
                R/W SIOMULTI2 SIO Data 2 (2nd Child) (Multi-Player Mode)
  4000124h 2
  4000126h 2
                R/W SIOMULTI3 SIO Data 3 (3rd Child) (Multi-Player Mode)
  4000128h 2
                R/W SIOCNT
                               SIO Control Register
                R/W SIOMLT SEND SIO Data (Local of MultiPlayer; shared below)
  400012Ah 2
  400012Ah 2
                R/W SIODATA8 SIO Data (Normal-8bit and UART Mode)
  400012Ch
                               Not used
Keypad Input
  4000130h 2
                     KEYINPUT
                               Key Status
  4000132h 2
                R/W KEYCNT
                               Kev Interrupt Control
Serial Communication (2)
  4000134h 2
                R/W RCNT
                               SIO Mode Select/General Purpose Data
                               Ancient - Infrared Register (Prototypes only)
  4000136h -
                     TR
  4000138h
                               Not used
  4000140h 2
                R/W JOYCNT
                               SIO JOY Bus Control
  4000142h
                               Not used
  4000150h 4
                R/W JOY RECV SIO JOY Bus Receive Data
  4000154h 4
                R/W JOY TRANS SIO JOY Bus Transmit Data
  4000158h 2
                R/? JOYSTAT
                               SIO JOY Bus Receive Status
  400015Ah
                               Not used
Interrupt, Waitstate, and Power-Down Control
  4000200h 2
                R/W IE
                               Interrupt Enable Register
  4000202h 2
                R/W IF
                               Interrupt Request Flags / IRO Acknowledge
```

4000204h	2	R/W	WAITCNT	Game Pak Waitstate Control
4000206h		-	-	Not used
4000208h	2	R/W	IME	Interrupt Master Enable Register
400020Ah		-	-	Not used
4000300h	1	R/W	POSTFLG	Undocumented - Post Boot Flag
4000301h	1	W	HALTCNT	Undocumented - Power Down Control
4000302h		-	-	Not used
4000410h	?	?	?	Undocumented - Purpose Unknown / Bug ??? OFFh
4000411h		-	-	Not used
4000800h	4	R/W	?	Undocumented - Internal Memory Control (R/W)
4000804h		-	-	Not used
4xx0800h	4	R/W	?	Mirrors of 4000800h (repeated each 64K)

All further addresses at 4XXXXXX are unused and do not contain mirrors of the I/O area, with the only exception that 4000800h is repeated each 64K (ie. mirrored at 4010800h, 4020800h, etc.)

GBA LCD Video Controller

Registers

LCD I/O Display Control

LCD I/O Interrupts and Status

LCD I/O BG Control

LCD I/O BG Scrolling

LCD I/O BG Rotation/Scaling

LCD I/O Window Feature

LCD I/O Mosaic Function

LCD I/O Color Special Effects

VRAM

LCD VRAM Overview

LCD VRAM Character Data

LCD VRAM BG Screen Data Format (BG Map)

LCD VRAM Bitmap BG Modes

Sprites

LCD OBJ - Overview

LCD OBJ - OAM Attributes

LCD OBJ - OAM Rotation/Scaling Parameters

LCD OBJ - VRAM Character (Tile) Mapping

Other

LCD Color Palettes

LCD Dimensions and Timings

LCD I/O Display Control

4000000h - DISPCNT - LCD Control (Read/Write)

```
Bit
     Expl.
0-2
     BG Mode
                             (0-5=Video Mode 0-5, 6-7=Prohibited)
                            (0=GBA, 1=CGB; can be set only by BIOS opcodes)
     Reserved / CGB Mode
     Display Frame Select (0-1=Frame 0-1) (for BG Modes 4,5 only)
     H-Blank Interval Free (1=Allow access to OAM during H-Blank)
     OBJ Character VRAM Mapping (0=Two dimensional, 1=One dimensional)
                            (1=Allow FAST access to VRAM, Palette, OAM)
     Forced Blank
     Screen Display BG0 (0=0ff, 1=0n)
     Screen Display BG1 (0=0ff, 1=0n)
10
     Screen Display BG2 (0=0ff, 1=0n)
11
     Screen Display BG3 (0=0ff, 1=0n)
12
     Screen Display OBJ (0=Off, 1=On)
13
     Window 0 Display Flag (0=0ff, 1=0n)
14
     Window 1 Display Flag (0=0ff, 1=0n)
     OBJ Window Display Flag (0=0ff, 1=0n)
15
```

The table summarizes the facilities of the separate BG modes (video modes).

Mode	Rot/Scal	Layers	Size	Tiles	Colors	Features
0	No	0123	256x256512x515	1024	16/16256/1	SFMABP
1	Mixed	012-	(BG0,BG1 as above	Mode 0	, BG2 as below	v Mode 2)
2	Yes	23	128×1281024×1024	256	256/1	S-MABP
3	Yes	2-	240×160	1	32768	MABP
4	Yes	2-	240×160	2	256/1	MABP
5	Yes	2-	160×128	2	32768	MABP

Features: S)crolling, F)lip, M)osaic, A)lphaBlending, B)rightness, P)riority.

BG Modes 0-2 are Tile/Map-based. BG Modes 3-5 are Bitmap-based, in these modes 1 or 2 Frames (ie. bitmaps, or 'full screen tiles') exists, if two frames exist, either one can be displayed, and the other one can be redrawn in background.

Blanking Bits

Setting Forced Blank (Bit 7) causes the video controller to display white lines, and all VRAM, Palette RAM, and OAM may be accessed.

"When the internal HV synchronous counter cancels a forced blank during a display period, the display begins from the beginning, following the display of two vertical lines." What?

Setting H-Blank Interval Free (Bit 5) allows to access OAM during H-Blank time - using this feature reduces the number of sprites that can be displayed per line.

Display Enable Bits

By default, BG0-3 and OBJ Display Flags (Bit 8-12) are used to enable/disable BGs and OBJ. When enabling Window 0 and/or 1 (Bit 13-14), color special effects may be used, and BG0-3 and OBJ are controlled by the window(s).

Frame Selection

In BG Modes 4 and 5 (Bitmap modes), either one of the two bitmaps/frames may be displayed (Bit 4), allowing the user to update the other (invisible) frame in background. In BG Mode 3, only one frame exists.

In BG Modes 0-2 (Tile/Map based modes), a similar effect may be gained by altering the base address(es) of BG Map and/or BG Character data.

4000002h - Undocumented - Green Swap (R/W)

Normally, red green blue intensities for a group of two pixels is output as BGRbgr (uppercase for left pixel at even xloc, lowercase for right pixel at odd xloc). When the Green Swap bit is set, each pixel group is output as BgRbGr (ie. green intensity of each two pixels exchanged).

```
Bit Expl.

0 Green Swap (0=Normal, 1=Swap)
```

1-15 Not used

This feature appears to be applied to the final picture (ie. after mixing the separate BG and OBJ layers). Eventually intended for other display types (with other pin-outs). With normal GBA hardware it is just producing an interesting dirt effect.

The NDS DISPCNT registers are 32bit (4000000h..4000003h), so Green Swap doesn't exist in NDS mode, however, the NDS does support Green Swap in GBA mode.

LCD I/O Interrupts and Status

4000004h - DISPSTAT - General LCD Status (Read/Write)

Display status and Interrupt control. The H-Blank conditions are generated once per scanline, including for the 'hidden' scanlines during V-Blank.

```
Expl.
Bit
     V-Blank flag
                     (Read only) (1=VBlank) (set in line 160..226; not 227)
1
     H-Blank flag
                     (Read only) (1=HBlank) (toggled in all lines, 0..227)
     V-Counter flag (Read only) (1=Match) (set in selected line)
                                                                        (R)
     V-Blank IRQ Enable
                                 (1=Enable)
                                                                      (R/W)
     H-Blank IRQ Enable
                                 (1=Enable)
                                                                      (R/W)
     V-Counter IRQ Enable
                                 (1=Enable)
                                                                      (R/W)
     Not used (0) / DSi: LCD Initialization Ready (0=Busy, 1=Ready)
                                                                       (R)
```

```
7 Not used (0) / NDS: MSB of V-Vcount Setting (LYC.Bit8) (0..262)(R/W) 8-15 V-Count Setting (LYC) (0..227) (R/W)
```

The V-Count-Setting value is much the same as LYC of older gameboys, when its value is identical to the content of the VCOUNT register then the V-Counter flag is set (Bit 2), and (if enabled in Bit 5) an interrupt is requested.

Although the drawing time is only 960 cycles (240*4), the H-Blank flag is "0" for a total of 1006 cycles.

4000006h - VCOUNT - Vertical Counter (Read only)

Indicates the currently drawn scanline, values in range from 160..227 indicate 'hidden' scanlines within VBlank area.

```
Bit Expl.
0-7 Current Scanline (LY) (0..227) (R)
8 Not used (0) / NDS: MSB of Current Scanline (LY.Bit8) (0..262) (R)
9-15 Not Used (0)
```

Note: This is much the same than the 'LY' register of older gameboys.

LCD I/O BG Control

```
4000008h - BG0CNT - BG0 Control (R/W) (BG Modes 0,1 only)
400000Ah - BG1CNT - BG1 Control (R/W) (BG Modes 0,1 only)
400000Ch - BG2CNT - BG2 Control (R/W) (BG Modes 0,1,2 only)
400000Eh - BG3CNT - BG3 Control (R/W) (BG Modes 0.2 only)
  Bit
       Expl.
  0-1
       BG Priority
                              (0-3, 0=Highest)
       Character Base Block (0-3, in units of 16 KBytes) (=BG Tile Data)
       Not used (must be zero) (except in NDS mode: MSBs of char base)
        Mosaic
                              (0=Disable, 1=Enable)
       Colors/Palettes
  7
                              (0=16/16, 1=256/1)
  8-12 Screen Base Block
                              (0-31, in units of 2 KBytes) (=BG Map Data)
        BGO/BG1: Not used (except in NDS mode: Ext Palette Slot for BGO/BG1)
        BG2/BG3: Display Area Overflow (0=Transparent, 1=Wraparound)
  13
  14-15 Screen Size (0-3)
Internal Screen Size (dots) and size of BG Map (bytes):
                        Rotation/Scaling Mode
  Value Text Mode
  0
         256x256 (2K)
                        128x128
                                  (256 bytes)
  1
         512x256 (4K)
                        256x256
                                  (1K)
  2
                        512x512
         256x512 (4K)
                                  (4K)
         512x512 (8K)
                        1024×1024 (16K)
```

In case that some or all BGs are set to same priority then BG0 is having the highest, and BG3 the lowest priority.

In 'Text Modes', the screen size is organized as follows: The screen consists of one or more 256x256 pixel (32x32 tiles) areas. When Size=0: only 1 area (SC0),

when Size=1 or Size=2: two areas (SC0,SC1 either horizontally or vertically arranged next to each other), when Size=3: four areas (SC0,SC1 in upper row, SC2,SC3 in lower row). Whereas SC0 is defined by the normal BG Map base address (Bit 8-12 of BGxCNT), SC1 uses same address +2K, SC2 address +4K, SC3 address +6K. When the screen is scrolled it'll always wraparound.

In 'Rotation/Scaling Modes', the screen size is organized as follows, only one area (SC0) of variable size 128x128..1024x1024 pixels (16x16..128x128 tiles) exists. When the screen is rotated/scaled (or scrolled?) so that the LCD viewport reaches outside of the background/screen area, then BG may be either displayed as transparent or wraparound (Bit 13 of BGxCNT).

LCD I/O BG Scrolling

9-15 Not used

```
4000010h - BG0HOFS - BG0 X-Offset (W)
4000012h - BG0VOFS - BG0 Y-Offset (W)
Bit Expl.
0-8 Offset (0-511)
```

Specifies the coordinate of the upperleft first visible dot of BG0 background layer, ie. used to scroll the BG0 area.

4000014h - BG1HOFS - BG1 X-Offset (W) 4000016h - BG1VOFS - BG1 Y-Offset (W) Same as above PG0HOFS and PG0VOFS for PG1 to

Same as above BG0HOFS and BG0VOFS for BG1 respectively.

4000018h - BG2HOFS - BG2 X-Offset (W) 400001Ah - BG2VOFS - BG2 Y-Offset (W)

Same as above BG0HOFS and BG0VOFS for BG2 respectively.

400001Ch - BG3HOFS - BG3 X-Offset (W) 400001Eh - BG3VOFS - BG3 Y-Offset (W)

Same as above BG0HOFS and BG0VOFS for BG3 respectively.

The above BG scrolling registers are exclusively used in Text modes, ie. for all layers in BG Mode 0, and for the first two layers in BG mode 1. In other BG modes (Rotation/Scaling and Bitmap modes) above registers are ignored. Instead, the screen may be scrolled by modifying the BG Rotation/Scaling Reference Point registers.

LCD I/O BG Rotation/Scaling

```
4000028h - BG2X_L - BG2 Reference Point X-Coordinate, lower 16 bit (W) 400002Ah - BG2X_H - BG2 Reference Point X-Coordinate, upper 12 bit (W) 400002Ch - BG2Y_L - BG2 Reference Point Y-Coordinate, lower 16 bit (W) 400002Eh - BG2Y_H - BG2 Reference Point Y-Coordinate, upper 12 bit (W)
```

These registers are replacing the BG scrolling registers which are used for Text mode, ie. the X/Y coordinates specify the source position from inside of the BG Map/Bitmap of the pixel to be displayed at upper left of the GBA display. The normal BG scrolling registers are ignored in Rotation/Scaling and Bitmap modes.

```
Bit Expl.

0-7 Fractional portion (8 bits)

8-26 Integer portion (19 bits)

27 Sign (1 bit)

28-31 Not used
```

Because values are shifted left by eight, fractional portions may be specified in steps of 1/256 pixels (this would be relevant only if the screen is actually rotated or scaled). Normal signed 32bit values may be written to above registers (the most significant bits will be ignored and the value will be cut-down to 28bits, but this is no actual problem because signed values have set all MSBs to the same value).

Internal Reference Point Registers

The above reference points are automatically copied to internal registers during each vblank, specifying the origin for the first scanline. The internal registers are then incremented by dmx and dmy after each scanline.

Caution: Writing to a reference point register by software outside of the Vblank period does immediately copy the new value to the corresponding internal register, that means: in the current frame, the new value specifies the origin of the <current> scanline (instead of the topmost scanline).

```
4000020h - BG2PA - BG2 Rotation/Scaling Parameter A (alias dx) (W)
4000022h - BG2PB - BG2 Rotation/Scaling Parameter B (alias dmx) (W)
4000024h - BG2PC - BG2 Rotation/Scaling Parameter C (alias dy) (W)
4000026h - BG2PD - BG2 Rotation/Scaling Parameter D (alias dmy) (W)
Bit Expl.
0-7 Fractional portion (8 bits)
8-14 Integer portion (7 bits)
15 Sign (1 bit)
See below for details.
```

400003Xh - BG3X_L/H, BG3Y_L/H, BG3PA-D - BG3 Rotation/Scaling Parameters

Same as above BG2 Reference Point, and Rotation/Scaling Parameters, for BG3 respectively.

dx (PA) and dy (PC)

When transforming a horizontal line, dx and dy specify the resulting gradient and magnification for that line. For example:

Horizontal line, length=100, dx=1, and dy=1. The resulting line would be drawn at 45 degrees, f(y)=1/1*x. Note that this would involve that line is magnified, the new length is $SQR(100^2+100^2)=141.42$. Yup, exactly - that's the old $a^2 + b^2 = c^2$ formula.

dmx (PB) and dmy (PD)

These values define the resulting gradient and magnification for transformation of vertical lines. However, when rotating a square area (which is surrounded by horizontal and vertical lines), then the desired result should be usually a rotated <square> area (ie. not a parallelogram, for example). Thus, dmx and dmy must be defined in direct relationship to dx and dy, taking the example above, we'd have to set dmx=-1, and dmy=1, f(x)=-1/1*v.

Area Overflow

In result of rotation/scaling it may often happen that areas outside of the actual BG area become moved into the LCD viewport. Depending of the Area Overflow bit (BG2CNT and BG3CNT, Bit 13) these areas may be either displayed (by wrapping the BG area), or may be displayed transparent. This works only in BG modes 1 and 2. The area overflow is ignored in Bitmap modes (BG modes 3-5), the outside of the Bitmaps is always transparent.

--- more details and confusing or helpful formulas ---

The following parameters are required for Rotation/Scaling

```
Rotation Center X and Y Coordinates (x0,y0)
Rotation Angle (alpha)
Magnification X and Y Values (xMag,yMag)
```

The display is rotated by 'alpha' degrees around the center.

The displayed picture is magnified by 'xMag' along x-Axis (Y=y0) and 'yMag' along y-Axis (X=x0).

Calculating Rotation/Scaling Parameters A-D

```
A = Cos (alpha) / xMag ; distance moved in direction x, same line B = Sin (alpha) / xMag ; distance moved in direction x, next line C = Sin (alpha) / yMag ; distance moved in direction y, same line ; distance moved in direction y, next line
```

Calculating the position of a rotated/scaled dot

```
Using the following expressions, x0,y0 Rotation Center x1,y1 Old Position of a pixel (before rotation/scaling) x2,y2 New position of above pixel (after rotation scaling) A,B,C,D BG2PA-BG2PD Parameters (as calculated above) the following formula can be used to calculate x2,y2: x2 = A(x1-x0) + B(y1-y0) + x0 y2 = C(x1-x0) + D(y1-y0) + y0
```

LCD I/O Window Feature

The Window Feature may be used to split the screen into four regions. The BG0-3,OBJ layers and Color Special Effects can be separately enabled or disabled in each of these regions.

The DISPCNT Register

DISPCNT Bits 13-15 are used to enable Window 0, Window 1, and/or OBJ Window regions, if any of these regions is enabled then the "Outside of Windows" region is automatically enabled, too.

DISPCNT Bits 8-12 are kept used as master enable bits for the BG0-3,OBJ layers, a layer is displayed only if both DISPCNT and WININ/OUT enable bits are set.

```
4000040h - WIN0H - Window 0 Horizontal Dimensions (W)
4000042h - WIN1H - Window 1 Horizontal Dimensions (W)
Bit Expl.
0-7 X2, Rightmost coordinate of window, plus 1
8-15 X1, Leftmost coordinate of window
Garbage values of X2>240 or X1>X2 are interpreted as X2=240.

4000044h - WIN0V - Window 0 Vertical Dimensions (W)
4000046h - WIN1V - Window 1 Vertical Dimensions (W)
Bit Expl.
0-7 Y2, Bottom-most coordinate of window, plus 1
8-15 Y1, Top-most coordinate of window
Garbage values of Y2>160 or Y1>Y2 are interpreted as Y2=160.
```

4000048h - WININ - Control of Inside of Window(s) (R/W)

```
Bit
     Expl.
     Window 0 BGO-BG3 Enable Bits
                                       (0=No Display, 1=Display)
0-3
                                       (0=No Display, 1=Display)
     Window 0 OBJ Enable Bit
                                       (0=Disable, 1=Enable)
     Window O Color Special Effect
     Not used
8-11 Window 1 BGO-BG3 Enable Bits
                                       (0=No Display, 1=Display)
                                       (0=No Display, 1=Display)
12
     Window 1 OBJ Enable Bit
                                       (0=Disable, 1=Enable)
     Window 1 Color Special Effect
14-15 Not used
```

400004Ah - WINOUT - Control of Outside of Windows & Inside of OBJ Window (R/W)

```
Bit Expl.

0-3 Outside BGO-BG3 Enable Bits (0=No Display, 1=Display)

4 Outside OBJ Enable Bit (0=No Display, 1=Display)

5 Outside Color Special Effect (0=Disable, 1=Enable)

6-7 Not used
```

```
8-11 OBJ Window BGO-BG3 Enable Bits (0=No Display, 1=Display)
12 OBJ Window OBJ Enable Bit (0=No Display, 1=Display)
13 OBJ Window Color Special Effect (0=Disable, 1=Enable)
14-15 Not used
```

The OBJ Window

The dimension of the OBJ Window is specified by OBJs which are having the "OBJ Mode" attribute being set to "OBJ Window". Any non-transparent dots of any such OBJs are marked as OBJ Window area. The OBJ itself is not displayed.

The color, palette, and display priority of these OBJs are ignored. Both DISPCNT Bits 12 and 15 must be set when defining OBJ Window region(s).

Window Priority

In case that more than one window is enabled, and that these windows do overlap, Window 0 is having highest priority, Window 1 medium, and Obj Window lowest priority. Outside of Window is having zero priority, it is used for all dots which are not inside of any window region.

LCD I/O Mosaic Function

400004Ch - MOSAIC - Mosaic Size (W)

The Mosaic function can be separately enabled/disabled for BG0-BG3 by BG0CNT-BG3CNT Registers, as well as for each OBJ0-127 by OBJ attributes in OAM memory. Also, setting all of the bits below to zero effectively disables the mosaic function.

```
Bit Expl.
0-3 BG Mosaic H-Size (minus 1)
4-7 BG Mosaic V-Size (minus 1)
8-11 OBJ Mosaic H-Size (minus 1)
12-15 OBJ Mosaic V-Size (minus 1)
16-31 Not used
```

Example: When setting H-Size to 5, then pixels 0-5 of each display row are colorized as pixel 0, pixels 6-11 as pixel 6, pixels 12-17 as pixel 12, and so on.

Normally, a 'mosaic-pixel' is colorized by the color of the upperleft covered pixel. In many cases it might be more desireful to use the color of the pixel in the center of the covered area - this effect may be gained by scrolling the background (or by adjusting the OBJ position, as far as upper/left rows/columns of OBJ are transparent).

LCD I/O Color Special Effects

Two types of Special Effects are supported: Alpha Blending (Semi-Transparency) allows to combine colors of two selected surfaces. Brightness Increase/Decrease adjust the brightness of the selected surface.

4000050h - BLDCNT - Color Special Effects Selection (R/W)

```
Expl.
      BGO 1st Target Pixel (Background 0)
     BG1 1st Target Pixel (Background 1)
     BG2 1st Target Pixel (Background 2)
     BG3 1st Target Pixel (Background 3)
     OBJ 1st Target Pixel (Top-most OBJ pixel)
5
     BD 1st Target Pixel (Backdrop)
     Color Special Effect (0-3, see below)
                               (Special effects disabled)
       0 = None
       1 = Alpha Blending
                               (1st+2nd Target mixed)
       2 = Brightness Increase (1st Target becomes whiter)
       3 = Brightness Decrease (1st Target becomes blacker)
     BGO 2nd Target Pixel (Background 0)
     BG1 2nd Target Pixel (Background 1)
     BG2 2nd Target Pixel (Background 2)
10
11
     BG3 2nd Target Pixel (Background 3)
     OBJ 2nd Target Pixel (Top-most OBJ pixel)
12
     BD 2nd Target Pixel (Backdrop)
13
14-15 Not used
```

Selects the 1st Target layer(s) for special effects. For Alpha Blending/Semi-Transparency, it does also select the 2nd Target layer(s), which should have next lower display priority as the 1st Target.

However, any combinations are possible, including that all layers may be selected as both 1st+2nd target, in that case the top-most pixel will be used as 1st target, and the next lower pixel as 2nd target.

4000052h - BLDALPHA - Alpha Blending Coefficients (R/W) (not W)

Used for Color Special Effects Mode 1, and for Semi-Transparent OBJs.

```
Bit Expl.

0-4 EVA Coefficient (1st Target) (0..16 = 0/16..16/16, 17..31=16/16)

5-7 Not used

8-12 EVB Coefficient (2nd Target) (0..16 = 0/16..16/16, 17..31=16/16)

13-15 Not used
```

For this effect, the top-most non-transparent pixel must be selected as 1st Target, and the next-lower non-transparent pixel must be selected as 2nd Target, if so and only if so, then color intensities of 1st and 2nd Target are mixed together by using the parameters in BLDALPHA register, for each pixel each R, G, B intensities are calculated separately:

```
I = MIN (31, I1st*EVA + I2nd*EVB)
```

Otherwise - for example, if only one target exists, or if a non-transparent non-2nd-target pixel is moved between the two targets, or if 2nd target has higher display priority than 1st target - then only the top-most pixel is displayed (at normal intensity, regardless of BLDALPHA).

4000054h - BLDY - Brightness (Fade-In/Out) Coefficient (W) (not R/W)

Used for Color Special Effects Modes 2 and 3.

```
Bit Expl. 0-4 EVY Coefficient (Brightness) (0..16 = 0/16..16/16, 17..31=16/16) 5-31 Not used
```

For each pixel each R, G, B intensities are calculated separately:

```
I = I1st + (31-I1st)*EVY ;For Brightness Increase
I = I1st - (I1st)*EVY ;For Brightness Decrease
```

The color intensities of any selected 1st target surface(s) are increased or decreased by using the parameter in BLDY register.

Semi-Transparent OBJs

OBJs that are defined as 'Semi-Transparent' in OAM memory are always selected as 1st Target (regardless of BLDCNT Bit 4), and are always using Alpha Blending mode (regardless of BLDCNT Bit 6-7).

The BLDCNT register may be used to perform Brightness effects on the OBJ (and/or other BG/BD layers). However, if a semi-transparent OBJ pixel does overlap a 2nd target pixel, then semi-transparency becomes priority, and the brightness effect will not take place (neither on 1st, nor 2nd target).

The OBJ Layer

Before special effects are applied, the display controller computes the OBJ priority ordering, and isolates the top-most OBJ pixel. In result, only the top-most OBJ pixel is recursed at the time when processing special effects. Ie. alpha blending and semi-transparency can be used for OBJ-to-BG or BG-to-OBJ, but not for OBJ-to-OBJ.

LCD VRAM Overview

The GBA contains 96 Kbytes VRAM built-in, located at address 06000000-06017FFF, depending on the BG Mode used as follows:

BG Mode 0,1,2 (Tile/Map based Modes)

```
06000000-0600FFFF 64 KBytes shared for BG Map and Tiles 06010000-06017FFF 32 KBytes OBJ Tiles
```

The shared 64K area can be split into BG Map area(s), and BG Tiles area(s), the respective addresses for Map and Tile areas are set up by BG0CNT-BG3CNT registers. The Map address may be specified in units of 2K (steps of 800h), the Tile address in units of 16K (steps of 4000h).

BG Mode 0,1 (Tile/Map based Text mode)

The tiles may have 4bit or 8bit color depth, minimum map size is 32x32 tiles, maximum is 64x64 tiles, up to 1024 tiles can be used per map.

```
Item Depth Required Memory
One Tile 4bit 20h bytes
One Tile 8bit 40h bytes
1024 Tiles 4bit 8000h (32K)
1024 Tiles 8bit 10000h (64K) - excluding some bytes for BG map
```

BG Map	32x32	800h (2K)
BG Map	64x64	2000h (8K)

BG Mode 1,2 (Tile/Map based Rotation/Scaling mode)

The tiles may have 8bit color depth only, minimum map size is 16x16 tiles, maximum is 128x128 tiles, up to 256 tiles can be used per map.

```
Item Depth Required Memory
One Tile 8bit 40h bytes
256 Tiles 8bit 4000h (16K)
BG Map 16x16 100h bytes
BG Map 128x128 4000h (16K)
```

BG Mode 3 (Bitmap based Mode for still images)

```
06000000-06013FFF 80 KBytes Frame 0 buffer (only 75K actually used) 06014000-06017FFF 16 KBytes 0BJ Tiles
```

BG Mode 4,5 (Bitmap based Modes)

```
06000000-06009FFF 40 KBytes Frame 0 buffer (only 37.5K used in Mode 4) 0600A000-06013FFF 40 KBytes Frame 1 buffer (only 37.5K used in Mode 4) 06014000-06017FFF 16 KBytes 0BJ Tiles
```

Note

Additionally to the above VRAM, the GBA also contains 1 KByte Palette RAM (at 05000000h) and 1 KByte OAM (at 07000000h) which are both used by the display controller as well.

LCD VRAM Character Data

Each character (tile) consists of 8x8 dots (64 dots in total). The color depth may be either 4bit or 8bit (see BG0CNT-BG3CNT).

4bit depth (16 colors, 16 palettes)

Each tile occupies 32 bytes of memory, the first 4 bytes for the topmost row of the tile, and so on. Each byte representing two dots, the lower 4 bits define the color for the left (!) dot, the upper 4 bits the color for the right dot.

8bit depth (256 colors, 1 palette)

Each tile occupies 64 bytes of memory, the first 8 bytes for the topmost row of the tile, and so on. Each byte selects the palette entry for each dot.

LCD VRAM BG Screen Data Format (BG Map)

The display background consists of 8x8 dot tiles, the arrangement of these tiles is specified by the BG Screen Data (BG Map). The separate entries in this map are as follows:

Text BG Screen (2 bytes per entry)

Specifies the tile number and attributes. Note that BG tile numbers are always specified in steps of 1 (unlike OBJ tile numbers which are using steps of two in 256 color/1 palette mode).

```
Bit Expl.

0-9 Tile Number (0-1023) (a bit less in 256 color mode, because there'd be otherwise no room for the bg map)

10 Horizontal Flip (0=Normal, 1=Mirrored)

11 Vertical Flip (0=Normal, 1=Mirrored)

12-15 Palette Number (0-15) (Not used in 256 color/1 palette mode)
```

A Text BG Map always consists of 32x32 entries (256x256 pixels), 400h entries = 800h bytes. However, depending on the BG Size, one, two, or four of these Maps may be used together, allowing to create backgrounds of 256x256, 512x256, 256x512, or 512x512 pixels, if so, the first map (SC0) is located at base+0, the next map (SC1) at base+800h, and so on.

Rotation/Scaling BG Screen (1 byte per entry)

In this mode, only 256 tiles can be used. There are no x/y-flip attributes, the color depth is always 256 colors/1 palette.

```
Bit Expl.
0-7 Tile Number (0-255)
```

The dimensions of Rotation/Scaling BG Maps depend on the BG size. For size 0-3 that are: 16x16 tiles (128x128 pixels), 32x32 tiles (256x256 pixels), 64x64 tiles (512x512 pixels), or 128x128 tiles (1024x1024 pixels).

The size and VRAM base address of the separate BG maps for BG0-3 are set up by BG0CNT-BG3CNT registers.

LCD VRAM Bitmap BG Modes

In BG Modes 3-5 the background is defined in form of a bitmap (unlike as for Tile/Map based BG modes). Bitmaps are implemented as BG2, with Rotation/Scaling support. As bitmap modes are occupying 80KBytes of BG memory, only 16KBytes of VRAM can be used for OBJ tiles.

BG Mode 3 - 240x160 pixels, 32768 colors

Two bytes are associated to each pixel, directly defining one of the 32768 colors (without using palette data, and thus not supporting a 'transparent' BG color).

```
Bit Expl.
0-4 Red Intensity (0-31)
5-9 Green Intensity (0-31)
10-14 Blue Intensity (0-31)
15 Not used in GBA Mode (in NDS Mode: Alpha=0=Transparent, Alpha=1=Normal)
```

The first 480 bytes define the topmost line, the next 480 the next line, and so on. The background occupies 75 KBytes (06000000-06012BFF), most of the 80 Kbytes BG area, not allowing to redraw an invisible second frame in background, so this mode is mostly recommended for still images only.

BG Mode 4 - 240x160 pixels, 256 colors (out of 32768 colors)

One byte is associated to each pixel, selecting one of the 256 palette entries. Color 0 (backdrop) is transparent, and OBJs may be displayed behind the bitmap. The first 240 bytes define the topmost line, the next 240 the next line, and so on. The background occupies 37.5 KBytes, allowing two frames to be used (06000000-060095FF for Frame 0, and 0600A000-060135FF for Frame 1).

BG Mode 5 - 160x128 pixels, 32768 colors

Colors are defined as for Mode 3 (see above), but horizontal and vertical size are cut down to 160x128 pixels only - smaller than the physical dimensions of the LCD screen.

The background occupies exactly 40 KBytes, so that BG VRAM may be split into two frames (06000000-06009FFF for Frame 0, and 0600A000-06013FFF for Frame 1).

In BG modes 4,5, one Frame may be displayed (selected by DISPCNT Bit 4), the other Frame is invisible and may be redrawn in background.

LCD OBJ - Overview

General

Objects (OBJs) are moveable sprites. Up to 128 OBJs (of any size, up to 64x64 dots each) can be displayed per screen, and under best circumstances up to 128 OBJs (of small 8x8 dots size) can be displayed per horizontal display line.

Maximum Number of Sprites per Line

The total available OBJ rendering cycles per line are

1210 (=304*4-6) If "H-Blank Interval Free" bit in DISPCNT register is 0 954 (=240*4-6) If "H-Blank Interval Free" bit in DISPCNT register is 1

The required rendering cycles are (depending on horizontal OBJ size)

Cycles per <n> Pixels OBJ Type OBJ Type Screen Pixel Range

n*1 cycles Normal OBJs 8..64 pixels

10+n*2 cycles Rotation/Scaling OBJs 8..64 pixels (area clipped) 10+n*2 cycles Rotation/Scaling OBJs 16..128 pixels (double size)

Caution:

The maximum number of OBJs per line is also affected by undisplayed (offscreen) OBJs which are having higher priority than displayed OBJs.

To avoid this, move displayed OBJs to the begin of OAM memory (ie. OBJ0 has highest priority, OBJ127 lowest).

Otherwise (in case that the program logic expects OBJs at fixed positions in OAM) at least take care to set the OBJ size of undisplayed OBJs to 8x8 with Rotation/Scaling disabled (this reduces the overload).

Does the above also apply for VERTICALLY OFFSCREEN (or VERTICALLY not on CURRENT LINE) sprites?

VRAM - Character Data

OBJs are always combined of one or more 8x8 pixel Tiles (much like BG Tiles in BG Modes 0-2). However, OBJ Tiles are stored in a separate area in VRAM: 06010000-06017FFF (32 KBytes) in BG Mode 0-2, or 06014000-06017FFF (16 KBytes) in BG Mode 3-5.

Depending on the size of the above area (16K or 32K), and on the OBJ color depth (4bit or 8bit), 256-1024 8x8 dots OBJ Tiles can be defined.

OAM - Object Attribute Memory

This memory area contains Attributes which specify position, size, color depth, etc. appearance for each of the 128 OBJs. Additionally, it contains 32 OBJ Rotation/Scaling Parameter groups. OAM is located at 07000000-070003FF (sized 1 KByte).

LCD OBJ - OAM Attributes

OBJ Attributes

There are 128 entries in OAM for each OBJ0-OBJ127. Each entry consists of 6 bytes (three 16bit Attributes). Attributes for OBJ0 are located at 07000000, for OBJ1 at 07000008, OBJ2 at 07000010, and so on.

As you can see, there are blank spaces at 07000006, 0700000E, 07000016, etc. - these 16bit values are used for OBJ Rotation/Scaling (as described in the next chapter) - they are not directly related to the separate OBJs.

OBJ Attribute 0 (R/W)

```
Bit Expl.
0-7 Y-Coordinate
                             (0-255)
     Rotation/Scaling Flag (0=0ff, 1=0n)
When Rotation/Scaling used (Attribute 0, bit 8 set):
                            (0=Normal, 1=Double)
        Double-Size Flag
When Rotation/Scaling not used (Attribute 0, bit 8 cleared):
        OBJ Disable
                            (0=Normal, 1=Not displayed)
10-11 OBJ Mode (0=Normal, 1=Semi-Transparent, 2=OBJ Window, 3=Prohibited)
12
     OBJ Mosaic
                             (0=0ff, 1=0n)
     Colors/Palettes
                             (0=16/16. 1=256/1)
13
                            (0=Square, 1=Horizontal, 2=Vertical, 3=Prohibited)
14-15 OBJ Shape
```

Caution: A very large OBJ (of 128 pixels vertically, ie. a 64 pixels OBJ in a Double Size area) located at Y>128 will be treated as at Y>-128, the OBJ is then displayed parts offscreen at the TOP of the display, it is then NOT displayed at the bottom.

OBJ Attribute 1 (R/W)

```
Bit Expl.
0-8 X-Coordinate (0-511)
When Rotation/Scaling used (Attribute 0, bit 8 set):
```

```
9-13 Rotation/Scaling Parameter Selection (0-31)
        (Selects one of the 32 Rotation/Scaling Parameters that
        can be defined in OAM, for details read next chapter.)
When Rotation/Scaling not used (Attribute 0, bit 8 cleared):
  9-11 Not used
 12
       Horizontal Flip
                             (0=Normal, 1=Mirrored)
 13
       Vertical Flip
                             (0=Normal, 1=Mirrored)
                             (0..3, depends on OBJ Shape, see Attr 0)
14-15 OBJ Size
        Size Square
                      Horizontal Vertical
              8x8
                       16x8
                                   8x16
        1
             16x16
                       32x8
                                   8x32
              32x32
                       32x16
                                   16x32
        3
              64×64
                       64x32
                                   32x64
```

OBJ Attribute 2 (R/W)

```
Bit Expl.

0-9 Character Name (0-1023=Tile Number)

10-11 Priority relative to BG (0-3; 0=Highest)

12-15 Palette Number (0-15) (Not used in 256 color/1 palette mode)
```

Notes:

OBJ Mode

The OBJ Mode may be Normal, Semi-Transparent, or OBJ Window.

Semi-Transparent means that the OBJ is used as 'Alpha Blending 1st Target' (regardless of BLDCNT register, for details see chapter about Color Special Effects).

OBJ Window means that the OBJ is not displayed, instead, dots with non-zero color are used as mask for the OBJ Window, see DISPCNT and WINOUT for details.

OBJ Tile Number

There are two situations which may divide the amount of available tiles by two (by four if both situations apply):

- 1. When using the 256 Colors/1 Palette mode, only each second tile may be used, the lower bit of the tile number should be zero (in 2-dimensional mapping mode, the bit is completely ignored).
- 2. When using BG Mode 3-5 (Bitmap Modes), only tile numbers 512-1023 may be used. That is because lower 16K of OBJ memory are used for BG. Attempts to use tiles 0-511 are ignored (not displayed).

Priority

In case that the 'Priority relative to BG' is the same than the priority of one of the background layers, then the OBJ becomes higher priority and is displayed on

top of that BG layer.

Caution: Take care not to mess up BG Priority and OBJ priority. For example, the following would cause garbage to be displayed:

```
OBJ No. 0 with Priority relative to BG=1 ;hi OBJ prio, lo BG prio OBJ No. 1 with Priority relative to BG=0 ;lo OBJ prio, hi BG prio
```

That is, OBJ0 is always having priority above OBJ1-127, so assigning a lower BG Priority to OBJ0 than for OBJ1-127 would be a bad idea.

LCD OBJ - OAM Rotation/Scaling Parameters

As described in the previous chapter, there are blank spaces between each of the 128 OBJ Attribute Fields in OAM memory. These 128 16bit gaps are used to store OBJ Rotation/Scaling Parameters.

Location of Rotation/Scaling Parameters in OAM

Four 16bit parameters (PA,PB,PC,PD) are required to define a complete group of Rotation/Scaling data. These are spread across OAM as such:

```
1st Group - PA=07000006, PB=0700000E, PC=07000016, PD=0700001E
2nd Group - PA=07000026, PB=0700002E, PC=07000036, PD=0700003E
etc.
```

By using all blank space (128 x 16bit), up to 32 of these groups (4 x 16bit each) can be defined in OAM.

OBJ Rotation/Scaling PA,PB,PC,PD Parameters (R/W)

Each OBJ that uses Rotation/Scaling may select between any of the above 32 parameter groups. For details, refer to the previous chapter about OBJ Attributes. The meaning of the separate PA,PB,PC,PD values is identical as for BG, for details read the chapter about BG Rotation/Scaling.

OBJ Reference Point & Rotation Center

The OBJ Reference Point is the upper left of the OBJ, ie. OBJ X/Y coordinates: X+0, Y+0.

The OBJ Rotation Center is always (or should be usually?) in the middle of the object, ie. for a 8x32 pixel OBJ, this would be at the OBJ X/Y coordinates: X+4, and Y+16.

OBJ Double-Size Bit (for OBJs that use Rotation/Scaling)

When Double-Size is zero: The sprite is rotated, and then display inside of the normal-sized (not rotated) rectangular area - the edges of the rotated sprite will become invisible if they reach outside of that area.

When Double-Size is set: The sprite is rotated, and then display inside of the double-sized (not rotated) rectangular area - this ensures that the edges of the rotated sprite remain visible even if they would reach outside of the normal-sized area. (Except that, for example, rotating a 8x32 pixel sprite by 90 degrees would still cut off parts of the sprite as the double-size area isn't large enough.)

LCD OBJ - VRAM Character (Tile) Mapping

Each OBJ tile consists of 8x8 dots, however, bigger OBJs can be displayed by combining several 8x8 tiles. The horizontal and vertical size for each OBJ may be separately defined in OAM, possible H/V sizes are 8,16,32,64 dots - allowing 'square' OBJs to be used (such like 8x8, 16x16, etc) as well as 'rectangular' OBJs (such like 8x32, 64x16, etc.)

When displaying an OBJ that contains of more than one 8x8 tile, one of the following two mapping modes can be used. In either case, the tile number of the upperleft tile must be specified in OAM memory.

Two Dimensional Character Mapping (DISPCNT Bit 6 cleared)

This mapping mode assumes that the 1024 OBJ tiles are arranged as a matrix of 32x32 tiles / 256x256 pixels (In 256 color mode: 16x32 tiles / 128x256 pixels). Ie. the upper row of this matrix contains tiles 00h-1Fh, the next row tiles 20h-3Fh, and so on.

For example, when displaying a 16x16 pixel OBJ, with tile number set to 04h; The upper row of the OBJ will consist of tile 04h and 05h, the next row of 24h and 25h. (In 256 color mode: 04h and 06h, 24h and 26h.)

One Dimensional Character Mapping (DISPCNT Bit 6 set)

In this mode, tiles are mapped each after each other from 00h-3FFh.

Using the same example as above, the upper row of the OBJ will consist of tile 04h and 05h, the next row of tile 06h and 07h. (In 256 color mode: 04h and 06h, 08h and 0Ah.)

LCD Color Palettes

Color Palette RAM

BG and OBJ palettes are using separate memory regions:

05000000-050001FF - BG Palette RAM (512 bytes, 256 colors)

05000200-050003FF - OBJ Palette RAM (512 bytes, 256 colors)

Each BG and OBJ palette RAM may be either split into 16 palettes with 16 colors each, or may be used as a single palette with 256 colors.

Note that some OBJs may access palette RAM in 16 color mode, while other OBJs may use 256 color mode at the same time. Same for BG0-BG3 layers.

Transparent Colors

Color 0 of all BG and OBJ palettes is transparent. Even though palettes are described as 16 (256) color palettes, only 15 (255) colors are actually visible.

Backdrop Color

Color 0 of BG Palette 0 is used as backdrop color. This color is displayed if an area of the screen is not covered by any non-transparent BG or OBJ dots.

Color Definitions

Each color occupies two bytes (same as for 32768 color BG modes):

```
Bit Expl.

0-4 Red Intensity (0-31)

5-9 Green Intensity (0-31)

10-14 Blue Intensity (0-31)

15 Not used
```

Intensities

Under normal circumstances (light source/viewing angle), the intensities 0-14 are practically all black, and only intensities 15-31 are resulting in visible medium..bright colors.

Note: The intensity problem appears in the 8bit CGB "compatibility" mode either. The original CGB display produced the opposite effect: Intensities 0-14 resulted in dark..medium colors, and intensities 15-31 resulted in bright colors. Any "medium" colors of CGB games will appear invisible/black on GBA hardware, and only very bright colors will be visible.

LCD Dimensions and Timings

Horizontal Dimensions

The drawing time for each dot is 4 CPU cycles.

```
Visible 240 dots, 57.221 us, 960 cycles - 78% of h-time
H-Blanking 68 dots, 16.212 us, 272 cycles - 22% of h-time
Total 308 dots, 73.433 us, 1232 cycles - ca. 13.620 kHz
```

VRAM and Palette RAM may be accessed during H-Blanking. OAM can accessed only if "H-Blank Interval Free" bit in DISPCNT register is set.

Vertical Dimensions

```
Visible (*) 160 lines, 11.749 ms, 197120 cycles - 70% of v-time V-Blanking 68 lines, 4.994 ms, 83776 cycles - 30% of v-time Total 228 lines, 16.743 ms, 280896 cycles - ca. 59.737 Hz All VRAM, OAM, and Palette RAM may be accessed during V-Blanking. Note that no H-Blank interrupts are generated within V-Blank period.
```

System Clock

The system clock is 16.78MHz (16*1024*1024 Hz), one cycle is thus approx. 59.59ns.

(*) Even though vertical screen size is 160 lines, the upper 8 lines are not <really> visible, these lines are covered by a shadow when holding the GBA orientated towards a light source, the lines are effectively black - and should not be used to display important information.

Interlace

The LCD display is using some sort of interlace in which even scanlines are dimmed in each second frame, and odd scanlines are dimmed in each other frame

Create PDF in your applications with the Pdfcrowd HTML to PDF API

(it does always render ALL lines in ALL frames, but half of them are dimmed).

The effect can be seen when displaying some horizontal lines in each second frame, and hiding them in each other frame: the hardware will randomly show the lines in dimmed or non-dimmed form (depending on whether the test was started in an even or odd frame).

Unknown if it's possible to determine the even/off frame state by software (or possibly to reset the hardware to this or that state by software).

Note: The NDS is applying some sort of frameskip to GBA games, about every 3 seconds there will by a missing (or maybe: inserted) frame, ie. a GBA game that is updating the display in sync with GBA interlace will get offsync on NDS consoles.

GBA Sound Controller

The GBA supplies four 'analogue' sound channels for Tone and Noise (mostly compatible to CGB sound), as well as two 'digital' sound channels (which can be used to replay 8bit DMA sample data).

GBA Sound Channel 1 - Tone & Sweep

GBA Sound Channel 2 - Tone

GBA Sound Channel 3 - Wave Output

GBA Sound Channel 4 - Noise

GBA Sound Channel A and B - DMA Sound

GBA Sound Control Registers

GBA Comparison of CGB and GBA Sound

The GBA includes only a single (mono) speaker built-in, each channel may be output to either left and/or right channels by using the external line-out connector (for stereo headphones, etc).

GBA Sound Channel 1 - Tone & Sweep

4000060h - SOUND1CNT_L (NR10) - Channel 1 Sweep register (R/W)

```
Bit Expl. 0-2 R/W Number of sweep shift (n=0-7)
```

3 R/W Sweep Frequency Direction (0=Increase, 1=Decrease)

4-6 R/W Sweep Time; units of 7.8ms (0-7, min=7.8ms, max=54.7ms)

7-15 - Not used

Sweep is disabled by setting Sweep Time to zero, if so, the direction bit should be set.

The change of frequency (NR13,NR14) at each shift is calculated by the following formula where X(0) is initial freq & X(t-1) is last freq:

```
X(t) = X(t-1) +/- X(t-1)/2^n
```

```
4000062h - SOUND1CNT H (NR11, NR12) - Channel 1 Duty/Len/Envelope (R/W)
 Bit
             Expl.
             Sound length; units of (64-n)/256s (0-63)
 0-5
       W
       R/W Wave Pattern Duty
                                                  (0-3, see below)
 8-10 R/W Envelope Step-Time; units of n/64s (1-7, 0=No Envelope)
        R/W Envelope Direction (0=Decrease, 1=Increase)
 12-15 R/W Initial Volume of envelope
                                                 (1-15, 0=No Sound)
Wave Duty:
 0: 12.5% ( -_____ )
1: 25% ( --____ )
2: 50% ( ---__ ) (normal)
3: 75% ( ---- )
The Length value is used only if Bit 6 in NR14 is set.
4000064h - SOUND1CNT X (NR13, NR14) - Channel 1 Frequency/Control (R/W)
 Bit
             Expl.
             Frequency; 131072/(2048-n)Hz (0-2047)
 0-10 W
 11-13 -
             Not used
       R/W Length Flag (1=Stop output when length in NR11 expires)
                          (1=Restart Sound)
 15
             Initial
 16-31 -
             Not used
```

GBA Sound Channel 2 - Tone

This sound channel works exactly as channel 1, except that it doesn't have a Tone Envelope/Sweep Register.

```
4000068h - SOUND2CNT_L (NR21, NR22) - Channel 2 Duty/Length/Envelope (R/W) 400006Ah - Not used 400006Ch - SOUND2CNT_H (NR23, NR24) - Channel 2 Frequency/Control (R/W) For details, refer to channel 1 description.
```

GBA Sound Channel 3 - Wave Output

This channel can be used to output digital sound, the length of the sample buffer (Wave RAM) can be either 32 or 64 digits (4bit samples). This sound channel can be also used to output normal tones when initializing the Wave RAM by a square wave. This channel doesn't have a volume envelope register.

```
4000070h - SOUND3CNT L (NR30) - Channel 3 Stop/Wave RAM select (R/W)
 Bit
            Expl.
 0-4
            Not used
                                (0=One bank/32 digits, 1=Two banks/64 digits)
       R/W Wave RAM Dimension
       R/W Wave RAM Bank Number (0-1, see below)
       R/W Sound Channel 3 Off (0=Stop, 1=Playback)
 8-15 -
            Not used
The currently selected Bank Number (Bit 6) will be played back, while reading/writing to/from wave RAM will address the other (not selected) bank. When
dimension is set to two banks, output will start by replaying the currently selected bank.
4000072h - SOUND3CNT H (NR31, NR32) - Channel 3 Length/Volume (R/W)
 Bit
            Expl.
            Sound length; units of (256-n)/256s (0-255)
 0 - 7
 8-12 -
            Not used.
 13-14 R/W Sound Volume (0=Mute/Zero, 1=100%, 2=50%, 3=25%)
       R/W Force Volume (0=Use above, 1=Force 75% regardless of above)
 15
The Length value is used only if Bit 6 in NR34 is set.
4000074h - SOUND3CNT X (NR33, NR34) - Channel 3 Frequency/Control (R/W)
 Bit
            Expl.
            Sample Rate; 2097152/(2048-n) Hz
 0-10 W
                                               (0-2047)
            Not used
 11-13 -
       R/W Length Flag (1=Stop output when length in NR31 expires)
 14
                         (1=Restart Sound)
 15
            Initial
 16-31 -
            Not used
The above sample rate specifies the number of wave RAM digits per second, the actual tone frequency depends on the wave RAM content, for example:
 Wave RAM, single bank 32 digits
                                  Tone Frequency
 65536/(2048-n) Hz
 FFFFFFF00000000FFFFFFF000000000
                                  131072/(2048-n) Hz
                                  262144/(2048-n) Hz
 FFFF0000FFFF0000FFFF0000FFFF0000
 FF00FF00FF00FF00FF00FF00FF00
                                  524288/(2048-n) Hz
 4000090h - WAVE RAMO L - Channel 3 Wave Pattern RAM (W/R)
4000092h - WAVE RAMO H - Channel 3 Wave Pattern RAM (W/R)
4000094h - WAVE RAM1 L - Channel 3 Wave Pattern RAM (W/R)
4000096h - WAVE RAM1 H - Channel 3 Wave Pattern RAM (W/R)
4000098h - WAVE RAM2 L - Channel 3 Wave Pattern RAM (W/R)
400009Ah - WAVE RAM2 H - Channel 3 Wave Pattern RAM (W/R)
400009Ch - WAVE RAM3 L - Channel 3 Wave Pattern RAM (W/R)
```

400009Eh - WAVE RAM3 H - Channel 3 Wave Pattern RAM (W/R)

This area contains $\overline{16}$ bytes $\overline{(32 \times 4bits)}$ Wave Pattern data which is output by channel 3. Data is played back ordered as follows: MSBs of 1st byte, followed by LSBs of 1st byte, followed by MSBs of 2nd byte, and so on - this results in a confusing ordering when filling Wave RAM in units of 16bit data - ie. samples would be then located in Bits 4-7, 0-3, 12-15, 8-11.

In the GBA, two Wave Patterns exists (each 32 x 4bits), either one may be played (as selected in NR30 register), the other bank may be accessed by the users. After all 32 samples have been played, output of the same bank (or other bank, as specified in NR30) will be automatically restarted.

Internally, Wave RAM is a giant shift-register, there is no pointer which is addressing the currently played digit. Instead, the entire 128 bits are shifted, and the 4 least significant bits are output.

Thus, when reading from Wave RAM, data might have changed its position. And, when writing to Wave RAM all data should be updated (it'd be no good idea to assume that old data is still located at the same position where it has been written to previously).

GBA Sound Channel 4 - Noise

This channel is used to output white noise. This is done by randomly switching the amplitude between high and low at a given frequency. Depending on the frequency the noise will appear 'harder' or 'softer'.

It is also possible to influence the function of the random generator, so the that the output becomes more regular, resulting in a limited ability to output Tone instead of Noise.

4000078h - SOUND4CNT_L (NR41, NR42) - Channel 4 Length/Envelope (R/W)

```
Bit Expl.

0-5 W Sound length; units of (64-n)/256s (0-63)

6-7 - Not used

8-10 R/W Envelope Step-Time; units of n/64s (1-7, 0=No Envelope)

11 R/W Envelope Direction (0=Decrease, 1=Increase)

12-15 R/W Initial Volume of envelope (1-15, 0=No Sound)

16-31 - Not used
```

The Length value is used only if Bit 6 in NR44 is set.

400007Ch - SOUND4CNT H (NR43, NR44) - Channel 4 Frequency/Control (R/W)

The amplitude is randomly switched between high and low at the given frequency. A higher frequency will make the noise to appear 'softer'. When Bit 3 is set, the output will become more regular, and some frequencies will sound more like Tone than Noise.

```
Bit Expl.

0-2 R/W Dividing Ratio of Frequencies (r)

3 R/W Counter Step/Width (0=15 bits, 1=7 bits)

4-7 R/W Shift Clock Frequency (s)
```

```
8-13 - Not used 14 R/W Length Flag (1=Stop output when length in NR41 expires) 15 W Initial (1=Restart Sound) 16-31 - Not used Frequency = 524288 \, \text{Hz} / \text{r} / 2^{(s+1)}; For r=0 assume r=0.5 instead
```

Noise Random Generator (aka Polynomial Counter)

Noise randomly switches between HIGH and LOW levels, the output levels are calculated by a shift register (X), at the selected frequency, as such:

```
7bit: X=X SHR 1, IF carry THEN Out=HIGH, X=X XOR 60h ELSE Out=LOW 15bit: X=X SHR 1, IF carry THEN Out=HIGH, X=X XOR 6000h ELSE Out=LOW
```

The initial value when (re-)starting the sound is X=40h (7bit) or X=4000h (15bit). The data stream repeats after 7Fh (7bit) or 7FFFh (15bit) steps.

GBA Sound Channel A and B - DMA Sound

The GBA contains two DMA sound channels (A and B), each allowing to replay digital sound (signed 8bit data, ie. -128..+127). Data can be transferred from INTERNAL memory (not sure if EXTERNAL memory works also?) to FIFO by using DMA channel 1 or 2, the sample rate is generated by using one of the Timers.

```
40000A0h - FIFO_A_L - Sound A FIFO, Data 0 and Data 1 (W) 40000A2h - FIFO_A_H - Sound A FIFO, Data 2 and Data 3 (W)
```

These two registers may receive 32bit (4 bytes) of audio data (Data 0-3, Data 0 being located in least significant byte which is replayed first). Internally, the capacity of the FIFO is 8 x 32bit (32 bytes), allowing to buffer a small amount of samples. As the name says (First In First Out), oldest data is replayed first.

```
40000A4h - FIFO_B_L - Sound B FIFO, Data 0 and Data 1 (W) 40000A6h - FIFO_B_H - Sound B FIFO, Data 2 and Data 3 (W) Same as above, for Sound B.
```

Initializing DMA-Sound Playback

- Select Timer 0 or 1 in SOUNDCNT_H control register.
- Clear the FIFO.
- Manually write a sample byte to the FIFO.
- Initialize transfer mode for DMA 1 or 2.
- Initialize DMA Sound settings in sound control register.
- Start the timer.

DMA-Sound Playback Procedure

```
The pseudo-procedure below is automatically repeated.

If Timer overflows then

Move 8bit data from FIFO to sound circuit.

If FIFO contains only 4 x 32bits (16 bytes) then

Request more data per DMA

Receive 4 x 32bit (16 bytes) per DMA

Endif
Endif
```

This playback mechanism will be repeated forever, regardless of the actual length of the sample buffer.

Synchronizing Sample Buffers

The buffer-end may be determined by counting sound Timer IRQs (each sample byte), or sound DMA IRQs (each 16th sample byte). Both methods would require a lot of CPU time (IRQ processing), and both would fail if interrupts are disabled for a longer period.

Better solutions would be to synchronize the sample rate/buffer length with V-blanks, or to use a second timer (in count up/slave mode) which produces an IRQ after the desired number of samples.

The Sample Rate

The GBA hardware does internally re-sample all sound output to 32.768kHz (default SOUNDBIAS setting). It'd thus do not make much sense to use higher DMA/Timer rates. Best re-sampling accuracy can be gained by using DMA/Timer rates of 32.768kHz, 16.384kHz, or 8.192kHz (ie. fragments of the physical output rate).

GBA Sound Control Registers

```
4000080h - SOUNDCNT L (NR50, NR51) - Channel L/R Volume/Enable (R/W)
 Bit
            Expl.
       R/W Sound 1-4 Master Volume RIGHT (0-7)
 0-2
            Not used
       R/W Sound 1-4 Master Volume LEFT (0-7)
            Not used
 8-11 R/W Sound 1-4 Enable Flags RIGHT (each Bit 8-11, 0=Disable, 1=Enable)
 12-15 R/W Sound 1-4 Enable Flags LEFT (each Bit 12-15, 0=Disable, 1=Enable)
4000082h - SOUNDCNT H (GBA only) - DMA Sound Control/Mixing (R/W)
 Bit
            Expl.
                                 (0=25%, 1=50%, 2=100%, 3=Prohibited)
       R/W Sound # 1-4 Volume
            DMA Sound A Volume
                                 (0=50\%, 1=100\%)
       R/W DMA Sound B Volume
                                 (0=50\%, 1=100\%)
 4-7
            Not used
```

```
R/W DMA Sound A Enable RIGHT (0=Disable, 1=Enable)
     R/W DMA Sound A Enable LEFT (0=Disable, 1=Enable)
10
     R/W DMA Sound A Timer Select (0=Timer 0, 1=Timer 1)
11
           DMA Sound A Reset FIFO
                                 (1=Reset)
12
          DMA Sound B Enable RIGHT (0=Disable, 1=Enable)
13
     R/W DMA Sound B Enable LEFT (0=Disable, 1=Enable)
          DMA Sound B Timer Select (0=Timer 0, 1=Timer 1)
14
15
           DMA Sound B Reset FIFO
                                   (1=Reset)
```

4000084h - SOUNDCNT X (NR52) - Sound on/off (R/W)

Bits 0-3 are automatically set when starting sound output, and are automatically cleared when a sound ends. (Ie. when the length expires, as far as length is enabled. The bits are NOT reset when an volume envelope ends.)

```
Bit Expl.

0 R Sound 1 ON flag (Read Only)

1 R Sound 2 ON flag (Read Only)

2 R Sound 3 ON flag (Read Only)

3 R Sound 4 ON flag (Read Only)

4-6 - Not used

7 R/W PSG/FIFO Master Enable (0=Disable, 1=Enable) (Read/Write)

8-31 - Not used
```

While Bit 7 is cleared, both PSG and FIFO sounds are disabled, and all PSG registers at 4000060h..4000081h are reset to zero (and must be re-initialized after re-enabling sound). However, registers 4000082h and 4000088h are kept read/write-able (of which, 4000082h has no function when sound is off, whilst 4000088h does work even when sound is off).

4000088h - SOUNDBIAS - Sound PWM Control (R/W, see below)

This register controls the final sound output. The default setting is 0200h, it is normally not required to change this value.

```
Bit
             Expl.
             Not used
       R/W Bias Level (Default=100h, converting signed samples into unsigned)
 1-9
 10-13 -
             Not used
 14-15 R/W Amplitude Resolution/Sampling Cycle (Default=0, see below)
 16-31 -
             Not used
Amplitude Resolution/Sampling Cycle (0-3):
                       (Default, best for DMA channels A,B)
 0 9bit / 32.768kHz
 1 8bit / 65.536kHz
 2 7bit / 131.072kHz
 3 6bit / 262.144kHz (Best for PSG channels 1-4)
For more information on this register, read the descriptions below.
```

400008Ch - Not used 400008Eh - Not used

Max Output Levels (with max volume settings)

Each of the two FIFOs can span the FULL output range (+/-200h).

Each of the four PSGs can span one QUARTER of the output range (+/-80h).

The current output levels of all six channels are added together by hardware.

So together, the FIFOs and PSGs, could reach THRICE the range (+/-600h).

The BIAS value is added to that signed value. With default BIAS (200h), the possible range becomes -400h..+800h, however, values that exceed the unsigned 10bit output range of 0..3FFh are clipped to MinMax(0,3FFh).

Resampling to 32.768kHz / 9bit (default)

The PSG channels 1-4 are internally generated at 262.144kHz, and DMA sound A-B could be theoretically generated at timer rates up to 16.78MHz. However, the final sound output is resampled to a rate of 32.768kHz, at 9bit depth (the above 10bit value, divided by two). If necessary, rates higher than 32.768kHz can be selected in the SOUNDBIAS register, that would result in a depth smaller than 9bit though.

PWM (Pulse Width Modulation) Output 16.78MHz / 1bit

Okay, now comes the actual output. The GBA can output only two voltages (low and high), these 'bits' are output at system clock speed (16.78MHz). If using the default 32.768kHz sampling rate, then 512 bits are output per sample (512*32K=16M). Each sample value (9bit range, N=0..511), would be then output as N low bits, followed by 512-N high bits. The resulting 'noise' is smoothed down by capacitors, by the speaker, and by human hearing, so that it will effectively sound like clean D/A converted 9bit voltages at 32kHz sampling rate.

Changing the BIAS Level

Normally use 200h for clean sound output. A value of 000h might make sense during periods when no sound is output (causing the PWM circuit to output low-bits only, which is eventually reducing the power consumption, and/or preventing 32KHz noise). Note: Using the SoundBias function (SWI 19h) allows to change the level by slowly incrementing or decrementing it (without hard scratch noise).

Low Power Mode

When not using sound output, power consumption can be reduced by setting both 4000084h (PSG/FIFO) and 4000088h (BIAS) to zero.

GBA Comparison of CGB and GBA Sound

The GBA sound controller is mostly the same than that of older monochrome gameboy and CGB. The following changes have been done:

New Sound Channels

Two new sound channels have been added that may be used to replay 8bit digital sound. Sample rate and sample data must be supplied by using a Timer and a DMA channel.

New Control Registers

The SOUNDCNT_H register controls the new DMA channels - as well as mixing with the four old channels. The SOUNDBIAS register controls the final sound output.

Sound Channel 3 Changes

The length of the Wave RAM is doubled by dividing it into two banks of 32 digits each, either one or both banks may be replayed (one after each other), for details check NR30 Bit 5-6. Optionally, the sound may be output at 75% volume, for details check NR32 Bit 7.

Changed Control Registers

NR50 is not supporting Vin signals (that's been an external sound input from cartridge).

Changed I/O Addresses

The GBAs sound register are located at 04000060-040000AE instead of at FF10-FF3F as in CGB and monochrome gameboy. However, note that there have been new blank spaces inserted between some of the separate registers - therefore it is NOT possible to port CGB software to GBA just by changing the sound base address.

Accessing I/O Registers

In some cases two of the old 8bit registers are packed into a 16bit register and may be accessed as such.

GBA Timers

The GBA includes four incrementing 16bit timers.

Timer 0 and 1 can be used to supply the sample rate for DMA sound channel A and/or B.

```
4000100h - TM0CNT_L - Timer 0 Counter/Reload (R/W)
4000104h - TM1CNT_L - Timer 1 Counter/Reload (R/W)
4000108h - TM2CNT_L - Timer 2 Counter/Reload (R/W)
400010Ch - TM3CNT L - Timer 3 Counter/Reload (R/W)
```

Writing to these registers initializes the <reload> value (but does not directly affect the current counter value). Reading returns the current <counter> value (or the recent/frozen counter value if the timer has been stopped).

The reload value is copied into the counter only upon following two situations: Automatically upon timer overflows, or when the timer start bit becomes changed from 0 to 1.

Note: When simultaneously changing the start bit from 0 to 1, and setting the reload value at the same time (by a single 32bit I/O operation), then the newly written reload value is recognized as new counter value.

```
4000102h - TM0CNT_H - Timer 0 Control (R/W)
4000106h - TM1CNT H - Timer 1 Control (R/W)
```

```
400010Ah - TM2CNT_H - Timer 2 Control (R/W)
400010Eh - TM3CNT_H - Timer 3 Control (R/W)

Bit Expl.
0-1 Prescaler Selection (0=F/1, 1=F/64, 2=F/256, 3=F/1024)
2 Count-up Timing (0=Normal, 1=See below) ;Not used in TM0CNT_H
3-5 Not used
6 Timer IRQ Enable (0=Disable, 1=IRQ on Timer overflow)
7 Timer Start/Stop (0=Stop, 1=Operate)
8-15 Not used
```

When Count-up Timing is enabled, the prescaler value is ignored, instead the time is incremented each time when the previous counter overflows. This function cannot be used for Timer 0 (as it is the first timer).

F = System Clock (16.78MHz).

GBA DMA Transfers

Overview

The GBA includes four DMA channels, the highest priority is assigned to DMA0, followed by DMA1, DMA2, and DMA3. DMA Channels with lower priority are paused until channels with higher priority have completed.

The CPU is paused when DMA transfers are active, however, the CPU is operating during the periods when Sound/Blanking DMA transfers are paused.

Special features of the separate DMA channels

DMA0 - highest priority, best for timing critical transfers (eg. HBlank DMA).

DMA1 and DMA2 - can be used to feed digital sample data to the Sound FIFOs.

DMA3 - can be used to write to Game Pak ROM/FlashROM (but not GamePak SRAM).

Beside for that, each DMA 0-3 may be used for whatever general purposes.

```
40000B0h,0B2h - DMA0SAD - DMA 0 Source Address (W) (internal memory) 40000BCh,0BEh - DMA1SAD - DMA 1 Source Address (W) (any memory) 40000C8h,0CAh - DMA2SAD - DMA 2 Source Address (W) (any memory) 40000D4h,0D6h - DMA3SAD - DMA 3 Source Address (W) (any memory)
```

The most significant address bits are ignored, only the least significant 27 or 28 bits are used (max 07FFFFFFh internal memory, or max 0FFFFFFh any memory - except SRAM ?!).

```
40000B4h,0B6h - DMA0DAD - DMA 0 Destination Address (W) (internal memory) 40000C0h,0C2h - DMA1DAD - DMA 1 Destination Address (W) (internal memory) 40000CCh,0CEh - DMA2DAD - DMA 2 Destination Address (W) (internal memory) 40000D8h,0DAh - DMA3DAD - DMA 3 Destination Address (W) (any memory)
```

The most significant address bits are ignored, only the least significant 27 or 28 bits are used (max. 07FFFFFFh internal memory or 0FFFFFFFh any memory except SRAM ?!).

```
40000B8h - DMA0CNT_L - DMA 0 Word Count (W) (14 bit, 1..4000h)
40000C4h - DMA1CNT_L - DMA 1 Word Count (W) (14 bit, 1..4000h)
40000D0h - DMA2CNT_L - DMA 2 Word Count (W) (14 bit, 1..4000h)
40000DCh - DMA3CNT_L - DMA 3 Word Count (W) (16 bit, 1..10000h)
```

Specifies the number of data units to be transferred, each unit is 16bit or 32bit depending on the transfer type, a value of zero is treated as max length (ie. 4000h, or 10000h for DMA3).

```
40000BAh - DMA0CNT H - DMA 0 Control (R/W)
40000C6h - DMA1CNT H - DMA 1 Control (R/W)
40000D2h - DMA2CNT H - DMA 2 Control (R/W)
40000DEh - DMA3CNT H - DMA 3 Control (R/W)
  Bit Expl.
  0 - 4
       Not used
       Dest Addr Control (0=Increment,1=Decrement,2=Fixed,3=Increment/Reload)
      Source Adr Control (0=Increment,1=Decrement,2=Fixed,3=Prohibited)
                                    (0=0ff, 1=0n) (Must be zero if Bit 11 set)
       DMA Repeat
                                    (0=16bit, 1=32bit)
  10
       DMA Transfer Type
       Game Pak DRQ - DMA3 only - (0=Normal, 1=DRQ <from> Game Pak, DMA3)
  11
  12-13 DMA Start Timing (0=Immediately, 1=VBlank, 2=HBlank, 3=Special)
         The 'Special' setting (Start Timing=3) depends on the DMA channel:
         DMAO=Prohibited, DMA1/DMA2=Sound FIFO, DMA3=Video Capture
       IRQ upon end of Word Count (0=Disable, 1=Enable)
  14
                                    (0=0ff, 1=0n)
  15
       DMA Enable
```

After changing the Enable bit from 0 to 1, wait 2 clock cycles before accessing any DMA related registers.

When accessing OAM (7000000h) or OBJ VRAM (6010000h) by HBlank Timing, then the "H-Blank Interval Free" bit in DISPCNT register must be set.

Source and Destination Address and Word Count Registers

The SAD, DAD, and CNT_L registers are holding the initial start addresses, and initial length. The hardware does NOT change the content of these registers during or after the transfer.

The actual transfer takes place by using internal pointer/counter registers. The initial values are copied into internal regs under the following circumstances: Upon DMA Enable (Bit 15) changing from 0 to 1: Reloads SAD, DAD, CNT_L.

Upon Repeat: Reloads CNT_L, and optionally DAD (Increment+Reload).

DMA Repeat bit

If the Repeat bit is cleared: The Enable bit is automatically cleared after the specified number of data units has been transferred.

If the Repeat bit is set: The Enable bit remains set after the transfer, and the transfer will be restarted each time when the Start condition (eg. HBlank, Fifo) becomes true. The specified number of data units is transferred <each> time when the transfer is (re-)started. The transfer will be repeated forever, until it gets stopped by software.

Sound DMA (FIFO Timing Mode) (DMA1 and DMA2 only)

In this mode, the DMA Repeat bit must be set, and the destination address must be FIFO_A (040000A0h) or FIFO_B (040000A4h).

Upon DMA request from sound controller, 4 units of 32bits (16 bytes) are transferred (both Word Count register and DMA Transfer Type bit are ignored). The destination address will not be incremented in FIFO mode.

Keep in mind that DMA channels of higher priority may offhold sound DMA. For example, when using a 64 kHz sample rate, 16 bytes of sound DMA data are requested each 0.25ms (4 kHz), at this time another 16 bytes are still in the FIFO so that there's still 0.25ms time to satisfy the DMA request. Thus DMAs with higher priority should not be operated for longer than 0.25ms. (This problem does not arise for HBlank transfers as HBlank time is limited to 16.212us.)

Game Pak DMA

Only DMA 3 may be used to transfer data to/from Game Pak ROM or Flash ROM - it cannot access Game Pak SRAM though (as SRAM data bus is limited to 8bit units). In normal mode, DMA is requested as long until Word Count becomes zero. When setting the 'Game Pack DRQ' bit, then the cartridge must contain an external circuit which outputs a /DREQ signal. Note that there is only one pin for /DREQ and /IREQ, thus the cartridge may not supply /IREQs while using DRQ mode.

Video Capture Mode (DMA3 only)

Intended to copy a bitmap from memory (or from external hardware/camera) to VRAM. When using this transfer mode, set the repeat bit, and write the number of data units (per scanline) to the word count register. Capture works similar like HBlank DMA, however, the transfer is started when VCOUNT=2, it is then repeated each scanline, and it gets stopped when VCOUNT=162.

Transfer End

The DMA Enable flag (Bit 15) is automatically cleared upon completion of the transfer. The user may also clear this bit manually in order to stop the transfer (obviously this is possible for Sound/Blanking DMAs only, in all other cases the CPU is stopped until the transfer completes by itself).

Transfer Rate/Timing

Except for the first data unit, all units are transferred by sequential reads and writes. For n data units, the DMA transfer time is: 2N+2(n-1)S+xI

Of which, 1N+(n-1)S are read cycles, and the other 1N+(n-1)S are write cycles, actual number of cycles depends on the waitstates and bus-width of the source and destination areas (as described in CPU Instruction Cycle Times chapter). Internal time for DMA processing is 2I (normally), or 4I (if both source and destination are in gamepak memory area).

DMA lockup when stopping while starting ??? Capture delayed, Capture Enable=AutoCleared ???

GBA Communication Ports

The GBAs Serial Port may be used in various different communication modes. Normal mode may exchange data between two GBAs (or to transfer data from master GBA to several slave GBAs in one-way direction).

Multi-player mode may exchange data between up to four GBAs. UART mode works much like a RS232 interface. JOY Bus mode uses a standardized Nintendo protocol. And General Purpose mode allows to mis-use the 'serial' port as bi-directional 4bit parallel port.

Note: The Nintendo DS does not include a Serial Port.

SIO Normal Mode

SIO Multi-Player Mode

SIO UART Mode

SIO JOY BUS Mode

SIO General-Purpose Mode

SIO Control Registers Summary

Wireless Adapter

GBA Wireless Adapter

Infrared Communication Adapters

Even though early GBA prototypes have been intended to support IR communication, this feature has been removed.

However, Nintendo is apparently considering to provide an external IR adapter (to be connected to the SIO connector, being accessed in General Purpose mode).

Also, it'd be theoretically possible to include IR ports built-in in game cartridges (as done for some older 8bit/monochrome Hudson games).

SIO Normal Mode

This mode is used to communicate between two units.

Transfer rates of 256Kbit/s or 2Mbit/s can be selected, however, the fast 2Mbit/s is intended ONLY for special hardware expansions that are DIRECTLY connected to the GBA link port (ie. without a cable being located between the GBA and expansion hardware). In normal cases, always use 256Kbit/s transfer rate which provides stable results.

Transfer lengths of 8bit or 32bit may be used, the 8bit mode is the same as for older DMG/CGB gameboys, however, the voltages for "GBA cartridges in GBAs" are different as for "DMG/CGB cartridges in DMG/CGB/GBAs", ie. it is not possible to communicate between DMG/CGB games and GBA games.

4000134h - RCNT (R) - Mode Selection, in Normal/Multiplayer/UART modes (R/W)

```
Bit Expl.
0-3 Undocumented (current SC,SD,SI,SO state, as for General Purpose mode)
4-8 Not used (Should be 0, bits are read/write-able though)
9-13 Not used (Always 0, read only)
14 Not used (Should be 0, bit is read/write-able though)
15 Must be zero (0) for Normal/Multiplayer/UART modes
```

4000128h - SIOCNT - SIO Control, usage in NORMAL Mode (R/W)

```
Bit Expl.
     Shift Clock (SC)
                              (0=External, 1=Internal)
1
     Internal Shift Clock
                              (0=256KHz. 1=2MHz)
     SI State (opponents SO) (0=Low, 1=High/None) --- (Read Only)
                             (0=Low, 1=High) (applied ONLY when Bit7=0)
     SO during inactivity
4-6 Not used
                              (Read only, always 0 ?)
                              (0=Inactive/Ready, 1=Start/Active)
     Start Bit
                             (R/W, should be 0)
8-11 Not used
     Transfer Length
                              (0=8bit, 1=32bit)
12
     Must be "0" for Normal Mode
13
                             (0=Disable, 1=Want IRQ upon completion)
14
     IRO Enable
                             (Read only, always 0)
15
     Not used
```

The Start bit is automatically reset when the transfer completes, ie. when all 8 or 32 bits are transferred, at that time an IRQ may be generated.

400012Ah - SIODATA8 - SIO Normal Communication 8bit Data (R/W)

For 8bit normal mode. Contains 8bit data (only lower 8bit are used). Outgoing data should be written to this register before starting the transfer. During transfer, transmitted bits are shifted-out (MSB first), and received bits are shifted-in simultaneously. Upon transfer completion, the register contains the received 8bit value

```
4000120h - SIODATA32_L - SIO Normal Communication lower 16bit data (R/W) 4000122h - SIODATA32_H - SIO Normal Communication upper 16bit data (R/W)
```

Same as above SIODATA8, for 32bit normal transfer mode respectively.

SIOCNT/RCNT must be set to 32bit normal mode <before> writing to SIODATA32.

Initialization

First, initialize RCNT register. Second, set mode/clock bits in SIOCNT with startbit cleared. For master: select internal clock, and (in most cases) specify 256KHz as transfer rate. For slave: select external clock, the local transfer rate selection is then ignored, as the transfer rate is supplied by the remote GBA (or other computer, which might supply custom transfer rates).

Third, set the startbit in SIOCNT with mode/clock bits unchanged.

Recommended Communication Procedure for SLAVE unit (external clock)

- Initialize data which is to be sent to master.
- Set Start flag.
- Set SO to LOW to indicate that master may start now.
- Wait for IRQ (or for Start bit to become zero). (Check timeout here!)
- Set SO to HIGH to indicate that we are not ready.
- Process received data.
- Repeat procedure if more data is to be transferred.

(or is so=high done automatically? would be fine - more stable - otherwise master may still need delay)

Recommended Communication Procedure for SLAVE unit (external clock)

- Initialize data which is to be sent to master.
- Set Start=0 and SO=0 (SO=LOW indicates that slave is (almost) ready).
- Set Start=1 and SO=1 (SO=HIGH indicates not ready, applied after transfer). (Expl. Old SO=LOW kept output until 1st clock bit received). (Expl. New SO=HIGH is automatically output at transfer completion).
- Set SO to LOW to indicate that master may start now.
- Wait for IRQ (or for Start bit to become zero). (Check timeout here!)
- Process received data.
- Repeat procedure if more data is to be transferred.

Recommended Communication Procedure for MASTER unit (internal clock)

- Initialize data which is to be sent to slave.
- Wait for SI to become LOW (slave ready). (Check timeout here!)
- Set Start flag.
- Wait for IRQ (or for Start bit to become zero).
- Process received data.
- Repeat procedure if more data is to be transferred.

Cable Protocol

During inactive transfer, the shift clock (SC) is high. The transmit (SO) and receive (SI) data lines may be manually controlled as described above. When master sends SC=LOW, each master and slave must output the next outgoing data bit to SO. When master sends SC=HIGH, each master and slave must read out the opponents data bit from SI. This is repeated for each of the 8 or 32 bits, and when completed SC will be kept high again.

Transfer Rates

Either 256KHz or 2MHz rates can be selected for SC, so max 32KBytes (256Kbit) or 128KBytes (2Mbit) can be transferred per second. However, the software must process each 8bit or 32bit of transmitted data separately, so the actual transfer rate will be reduced by the time spent on handling each data unit. Only 256KHz provides stable results in most cases (such like when linking between two GBAs). The 2MHz rate is intended for special expansion hardware

(with very short wires) only.

Using Normal mode for One-Way Multiplayer communication

When using normal mode with multiplay-cables, data isn't exchanged between first and second GBA as usually. Instead, data is shifted from first to last GBA (the first GBA receives zero, because master SI is shortcut to GND).

This behaviour may be used for fast ONE-WAY data transfer from master to all other GBAs. For example (3 GBAs linked):

```
        Step
        Sender
        1st Recipient
        2nd Recipient

        Transfer 1:
        DATA #0 --> UNDEF --> UNDEF --> UNDEF --> UNDEF --> Transfer 2:
        DATA #1 --> DATA #0 --> DATA #0 --> DATA #0 --> DATA #1 --> DATA #1 --> DATA #1 -->
```

The recipients should not output any own data, instead they should forward the previously received data to the next recipient during next transfer (just keep the incoming data unmodified in the data register).

Due to the delayed forwarding, 2nd recipient should ignore the first incoming data. After the last transfer, the sender must send one (or more) dummy data unit(s), so that the last data is forwarded to the 2nd (or further) recipient(s).

SIO Multi-Player Mode

Multi-Player mode can be used to communicate between up to 4 units.

4000134h - RCNT (R) - Mode Selection, in Normal/Multiplayer/UART modes (R/W)

```
Bit Expl.

0-3 Undocumented (current SC,SD,SI,SO state, as for General Purpose mode)

4-8 Not used (Should be 0, bits are read/write-able though)

9-13 Not used (Always 0, read only)

14 Not used (Should be 0, bit is read/write-able though)

15 Must be zero (0) for Normal/Multiplayer/UART modes
```

Note: Even though undocumented, many Nintendo games are using Bit 0 to test current SC state in multiplay mode.

4000128h - SIOCNT - SIO Control, usage in MULTI-PLAYER Mode (R/W)

```
Bit
     Expl.
0-1 Baud Rate
                   (0-3: 9600,38400,57600,115200 bps)
     SI-Terminal (0=Parent, 1=Child)
                                                        (Read Only)
     SD-Terminal (0=Bad connection, 1=All GBAs Ready) (Read Only)
3
4-5 Multi-Player ID
                         (0=Parent, 1-3=1st-3rd child) (Read Only)
     Multi-Player Error (0=Normal, 1=Error)
                                                        (Read Only)
                         (0=Inactive, 1=Start/Busy) (Read Only for Slaves)
7
     Start/Busy Bit
8-11 Not used
                         (R/W, should be 0)
     Must be "0" for Multi-Player mode
12
```

- 13 Must be "1" for Multi-Player mode
- 14 IRQ Enable (0=Disable, 1=Want IRQ upon completion)
- 15 Not used (Read only, always 0)

The ID Bits are undefined until the first transfer has completed.

400012Ah - SIOMLT SEND - Data Send Register (R/W)

Outgoing data (16 bit) which is to be sent to the other GBAs.

- 4000120h SIOMULTIO SIO Multi-Player Data 0 (Parent) (R/W)
- 4000122h SIOMULTI1 SIO Multi-Player Data 1 (1st child) (R/W)
- 4000124h SIOMULTI2 SIO Multi-Player Data 2 (2nd child) (R/W)
- 4000126h SIOMULTI3 SIO Multi-Player Data 3 (3rd child) (R/W)

These registers are automatically reset to FFFFh upon transfer start.

After transfer, these registers contain incoming data (16bit each) from all remote GBAs (if any / otherwise still FFFFh), as well as the local outgoing SIOMLT SEND data.

Ie. after the transfer, all connected GBAs will contain the same values in their SIOMULTI0-3 registers.

Initialization

- Initialize RCNT Bit 14-15 and SIOCNT Bit 12-13 to select Multi-Player mode.
- Read SIOCNT Bit 3 to verify that all GBAs are in Multi-Player mode.
- Read SIOCNT Bit 2 to detect whether this is the Parent/Master unit.

Recommended Transmission Procedure

- Write outgoing data to SIODATA_SEND.
- Master must set Start bit.
- All units must process received data in SIOMULTI0-3 when transfer completed.
- After the first successful transfer, ID Bits in SIOCNT are valid.
- If more data is to be transferred, repeat procedure.

The parent unit blindly sends data regardless of whether childs have already processed old data/supplied new data. So, parent unit might be required to insert delays between each transfer, and/or perform error checking.

Also, slave units may signalize that they are not ready by temporarily switching into another communication mode (which does not output SD High, as Multi-Player mode does during inactivity).

Transfer Protocol

Beginning

- The masters SI pin is always LOW.
- When all GBAs are in Multiplayer mode (ready) SD is HIGH.
- When master starts the transfer, it sets SC=LOW, slaves receive Busy bit.

Step A

- ID Bits in master unit are set to 0.
- Master outputs Startbit (LOW), 16bit Data, Stopbit (HIGH) through SD.
- This data is written to SIOMULTI0 of all GBAs (including master).
- Master forwards LOW from its SO to 1st childs SI.
- Transfer ends if next child does not output data after certain time.

Step B

- ID Bits in 1st child unit are set to 1.
- 1st Child outputs Startbit (LOW), 16bit Data, Stopbit (HIGH) through SD.
- This data is written to SIOMULTI1 of all GBAs (including 1st child).
- 1st child forwards LOW from its SO to 2nd childs SI.
- Transfer ends if next child does not output data after certain time.

Step C

- ID Bits in 2nd child unit are set to 2.
- 2nd Child outputs Startbit (LOW), 16bit Data, Stopbit (HIGH) through SD.
- This data is written to SIOMULTI2 of all GBAs (including 2nd child).
- 2nd child forwards LOW from its SO to 3rd childs SI.
- Transfer ends if next child does not output data after certain time.

Step D

- ID Bits in 3rd child unit are set to 3.
- 3rd Child outputs Startbit (LOW), 16bit Data, Stopbit (HIGH) through SD.
- This data is written to SIOMULTI3 of all GBAs (including 3rd child).
- Transfer ends (this was the last child).

Transfer end

- Master sets SC=HIGH, all GBAs set SO=HIGH.
- The Start/Busy bits of all GBAs are automatically cleared.
- Interrupts are requested in all GBAs (as far as enabled).

Error Bit

This bit is set when a slave did not receive SI=LOW even though SC=LOW signalized a transfer (this might happen when connecting more than 4 GBAs, or when the previous child is not connected). Also, the bit is set when a Stopbit wasn't HIGH.

The error bit may be undefined during active transfer - read only after transfer completion (the transfer continues and completes as normal even if errors have occurred for some or all GBAs).

Don't know: The bit is automatically reset/initialized with each transfer, or must be manually reset?

Transmission Time

The transmission time depends on the selected Baud rate. And on the amount of Bits (16 data bits plus start/stop bits for each GBA), delays between data for each GBA, plus final timeout (if less than 4 GBAs). That is, depending on the number of connected GBAs:

GBAs	Bits	Delays	Timeout
1	18	None	Yes
2	36	1	Yes
3	54	2	Yes
4	72	3	None

(The average Delay and Timeout periods are unknown?)

Above is not counting the additional CPU time that must be spent on initiating and processing each transfer.

Fast One-Way Transmission

Beside for the actual SIO Multiplayer mode, you can also use SIO Normal mode for fast one-way data transfer from Master unit to all Child unit(s). See chapter about SIO Normal mode for details.

SIO UART Mode

This mode works much like a RS232 port, however, the voltages are unknown, probably 0/3V rather than +/-12V?. SI and SO are data lines (with crossed wires), SC and SD signalize Clear to Send (with crossed wires also, which requires special cable when linking between two GBAs?)

```
4000134h - RCNT (R) - Mode Selection, in Normal/Multiplayer/UART modes (R/W)
```

```
Bit
      Expl.
     Undocumented (current SC,SD,SI,SO state, as for General Purpose mode)
0-3
     Not used
                   (Should be 0, bits are read/write-able though)
                   (Always 0, read only)
9-13 Not used
     Not used
                   (Should be 0, bit is read/write-able though)
14
15
     Must be zero (0) for Normal/Multiplayer/UART modes
```

```
4000128h - SCCNT L - SIO Control, usage in UART Mode (R/W)
  Bit
       Expl.
       Baud Rate (0-3: 9600,38400,57600,115200 bps)
                  (0=Send always/blindly, 1=Send only when SC=LOW)
       CTS Flag
       Parity Control (0=Even, 1=Odd)
       Send Data Flag
                            (0=Not Full, 1=Full)
 4
                                                     (Read Only)
       Receive Data Flag
                            (0=Not Empty, 1=Empty)
                                                     (Read Only)
       Error Flag
                            (0=No Error, 1=Error)
                                                     (Read Only)
 7
       Data Length
                            (0=7bits,
                                       1=8bits)
                            (0=Disable, 1=Enable)
       FIFO Enable Flag
       Parity Enable Flag
                            (0=Disable, 1=Enable)
 10
       Send Enable Flag
                            (0=Disable, 1=Enable)
       Receive Enable Flag (0=Disable, 1=Enable)
 11
```

- Must be "1" for UART mode

 Must be "1" for UART mode

 IRQ Enable (0=Disable, 1=IRQ when any Bit 4/5/6 become set)

 Not used (Read only, always 0)
- 400012Ah SIODATA8 usage in UART Mode (R/W)

Addresses the send/receive shift register, or (when FIFO is used) the send/receive FIFO. In either case only the lower 8bit of SIODATA8 are used, the upper 8bit are not used.

The send/receive FIFO may store up to four 8bit data units each. For example, while 1 unit is still transferred from the send shift register, it is possible to deposit another 4 units in the send FIFO, which are then automatically moved to the send shift register one after each other.

Send/Receive Enable, CTS Feedback

The receiver outputs SD=LOW (which is input as SC=LOW at the remote side) when it is ready to receive data (that is, when Receive Enable is set, and the Receive shift register (or receive FIFO) isn't full.

When CTS flag is set to always/blindly, then the sender transmits data immediately when Send Enable is set, otherwise data is transmitted only when Send Enable is set and SC is LOW.

Error Flag

The error flag is set when a bad stop bit has been received (stop bit must be 0), when a parity error has occurred (if enabled), or when new data has been completely received while the receive data register (or receive FIFO) is already full.

The error flag is automatically reset when reading from SIOCNT register.

Init & Initback

The content of the FIFO is reset when FIFO is disabled in UART mode, thus, when entering UART mode initially set FIFO=disabled.

The Send/Receive enable bits must be reset before switching from UART mode into another SIO mode!

SIO JOY BUS Mode

This communication mode uses Nintendo's standardized JOY Bus protocol. When using this communication mode, the GBA is always operated as SLAVE!

In this mode, SI and SO pins are data lines (apparently synchronized by Start/Stop bits?), SC and SD are set to low (including during active transfer?), the transfer rate is unknown?

4000134h - RCNT (R) - Mode Selection, in JOY BUS mode (R/W)

- Bit Expl.
- 0-3 Undocumented (current SC,SD,SI,SO state, as for General Purpose mode)
- 4-8 Not used (Should be 0, bits are read/write-able though)

```
9-13 Not used (Always 0, read only)
14 Must be "1" for JOY BUS Mode
15 Must be "1" for JOY BUS Mode
```

4000128h - SIOCNT - SIO Control, not used in JOY BUS Mode

This register is not used in JOY BUS mode.

4000140h - JOYCNT - JOY BUS Control Register (R/W)

```
Bit Expl.

0 Device Reset Flag (Command FFh) (Read/Acknowledge)

1 Receive Complete Flag (Command 14h or 15h?) (Read/Acknowledge)

2 Send Complete Flag (Command 15h or 14h?) (Read/Acknowledge)

3-5 Not used

6 IRQ when receiving a Device Reset Command (0=Disable, 1=Enable)

7-31 Not used
```

Bit 0-2 are working much like the bits in the IF register: Write a "1" bit to reset (acknowledge) the respective bit.

UNCLEAR: Interrupts can be requested for Send/Receive commands also?

```
4000150h - JOY_RECV_L - Receive Data Register low (R/W) 4000152h - JOY_RECV_H - Receive Data Register high (R/W) 4000154h - JOY_TRANS_L - Send Data Register low (R/W) 4000156h - JOY_TRANS_H - Send Data Register high (R/W) Send/receive data registers.
```

4000158h - JOYSTAT - Receive Status Register (R/W)

```
Bit Expl.

0 Not used

1 Receive Status Flag (0=Remote GBA is/was receiving) (Read Only?)

2 Not used

3 Send Status Flag (1=Remote GBA is/was sending) (Read Only?)

4-5 General Purpose Flag (Not assigned, may be used for whatever purpose)

6-31 Not used
```

Bit 1 is automatically set when writing to local JOY TRANS.

Bit 3 is automatically reset when reading from local JOY_RECV.

Below are the four possible commands which can be received by the GBA. Note that the GBA (slave) cannot send any commands itself, all it can do is to read incoming data, and to provide 'reply' data which may (or may not) be read out by the master unit.

Command FFh - Device Reset

Receive FFh (Command)

```
00h (GBA Type number LSB (or MSB?))
  Send
          04h (GBA Type number MSB (or LSB?))
  Send
 Send
         XXh (lower 8bits of SIOSTAT register)
Command 00h - Type/Status Data Request
  Receive 00h (Command)
          00h (GBA Type number LSB (or MSB?))
 Send
          04h (GBA Type number MSB (or LSB?))
 Send
         XXh (lower 8bits of SIOSTAT register)
 Send
Command 15h - GBA Data Write (to GBA)
  Receive 15h (Command)
 Receive XXh (Lower 8bits of JOY RECV L)
 Receive XXh (Upper 8bits of JOY RECV L)
 Receive XXh (Lower 8bits of JOY RECV H)
 Receive XXh (Upper 8bits of JOY RECV H)
         XXh (lower 8bits of SIOSTAT register)
 Send
Command 14h - GBA Data Read (from GBA)
  Receive 14h (Command)
         XXh (Lower 8bits of JOY TRANS L)
 Send
         XXh (Upper 8bits of JOY TRANS L)
 Send
         XXh (Lower 8bits of JOY TRANS H)
 Send
         XXh (Upper 8bits of JOY TRANS H)
 Send
         XXh (lower 8bits of SIOSTAT register)
 Send
```

SIO General-Purpose Mode

In this mode, the SIO is 'misused' as a 4bit bi-directional parallel port, each of the SI,SO,SC,SD pins may be directly controlled, each can be separately declared as input (with internal pull-up) or as output signal.

4000134h - RCNT (R) - SIO Mode, usage in GENERAL-PURPOSE Mode (R/W)

Interrupts can be requested when SI changes from HIGH to LOW, as General Purpose mode does not require a serial shift clock, this interrupt may be produced even when the GBA is in Stop (low power standby) state.

```
Bit Expl.

0 SC Data Bit (0=Low, 1=High)

1 SD Data Bit (0=Low, 1=High)

2 SI Data Bit (0=Low, 1=High)

3 SO Data Bit (0=Low, 1=High)

4 SC Direction (0=Input, 1=Output)
```

```
5 SD Direction (0=Input, 1=Output)
6 SI Direction (0=Input, 1=Output, but see below)
7 SO Direction (0=Input, 1=Output)
8 SI Interrupt Enable (0=Disable, 1=Enable)
9-13 Not used
14 Must be "0" for General-Purpose Mode
15 Must be "1" for General-Purpose or JOYBUS Mode
```

SI should be always used as Input to avoid problems with other hardware which does not expect data to be output there.

4000128h - SIOCNT - SIO Control, not used in GENERAL-PURPOSE Mode

This register is not used in general purpose mode. That is, the separate bits of SIOCNT still exist and are read- and/or write-able in the same manner as for Normal, Multiplay, or UART mode (depending on SIOCNT Bit 12,13), but are having no effect on data being output to the link port.

SIO Control Registers Summary

Mode Selection (by RCNT.15-14 and SIOCNT.13-12)

```
R.15 R.14 S.13 S.12 Mode
0 x 0 0 Normal 8bit
0 x 0 1 Normal 32bit
0 x 1 0 Multiplay 16bit
0 x 1 1 UART (RS232)
1 0 x x General Purpose
1 1 x x JOY BUS
```

SIOCNT

```
Bit 0 1 2 3 4 5 6 7 8 9 10 11

Normal Master Rate SI/In SO/Out - - - Start - - - -

Multi Baud Baud SI/In SD/In ID# Err Start - - - -

UART Baud Baud CTS Parity S R Err Bits FIFO Parity Send Recv
```

GBA Wireless Adapter

GBA Wireless Adapter (AGB-015 or OXY-004)

GBA Wireless Adapter Games

GBA Wireless Adapter Login

GBA Wireless Adapter Commands

GBA Wireless Adapter Component Lists

GBA Wireless Adapter Games

```
GBA Wireless Adapter compatible Games
 bit Generations series (Japan only)
 Boktai 2: Solar Bov Diango (Konami)
 Boktai 3: Sabata's Counterattack
 Classic NES Series: Donkey Kong
 Classic NES Series: Dr. Mario
 Classic NES Series: Ice Climber
 Classic NES Series: Pac-Man
 Classic NES Series: Super Mario Bros.
 Classic NES Series: Xevious
 Digimon Racing (Bandai) (No Wireless Adapter support in European release)
 Dragon Ball Z: Buu's Fury (Atari)
 Famicom Mini Series: #13 Balloon Fight
 Famicom Mini Series: #12 Clu Clu Land
 Famicom Mini Series: #16 Dig Dug
 Famicom Mini Series: #02 Donkey Kong
 Famicom Mini Series: #15 Dr. Mario
 Famicom Mini Series: #03 Ice Climber
 Famicom Mini Series: #18 Makaimura
 Famicom Mini Series: #08 Mappy
 Famicom Mini Series: #11 Mario Bros.
 Famicom Mini Series: #06 Pac-Man
 Famicom Mini Series: #30 SD Gundam World Scramble Wars
 Famicom Mini Series: #01 Super Mario Bros.
 Famicom Mini Series: #21 Super Mario Bros.
 Famicom Mini Series: #19 Twin Bee
 Famicom Mini Series: #14 Wrecking Crew
 Famicom Mini Series: #07 Xevious
 Hamtaro: Ham-Ham Games (Nintendo)
 Lord of the Rings: The Third Age, The (EA Games)
 Mario Golf: Advance Tour (Nintendo)
 Mario Tennis: Power Tour (Nintendo)
 Mega Man Battle Network 5: Team Protoman (Capcom)
 Mega Man Battle Network 5: Team Colonel (Capcom)
 Mega Man Battle Network 6: Cybeast Falzar
 Mega Man Battle Network 6: Cybeast Gregar
 Momotaro Dentetsu G: Make a Gold Deck! (Japan only)
 Pokemon Emerald (Nintendo)
 Pokemon FireRed (Nintendo)
```

```
Pokemon LeafGreen (Nintendo)
Sennen Kazoku (Japan only)
Shrek SuperSlam
Sonic Advance 3
```

GBA Wireless Adapter Login

```
GBA Wireless Adapter Login
  rcnt=8000h
 rcnt=80A0h
 rcnt=80A2h
                ; reset adapter or so
 wait
 rcnt=80A0h
                ;/
 siocnt=5003h :\set 32bit normal mode. 2MHz internal clock
 rcnt=0000h
 passes=0, index=0
 @alop:
 passes=passes+1, if passes>32 then ERROR ; give up (usually only 10 passses)
                              ;response from adapter
 recv.lo=siodata AND FFFFh
 recv.hi=siodata/10000h
                               ;adapter's own "NI" data
 if send.hi<>recv.lo then index=0, goto @@stuck ;<-- fallback to index=0
 if (send.lo XOR FFFFh)<>recv.lo then goto @@stuck
 if (send.hi XOR FFFFh)<>recv.hi then goto @@stuck
 index=index+1
 @@stuck:
 send.lo=halfword[@@key string+index*2]
 send.hi=recv.hi XOR FFFFh
 siodata=send.lo+(send.hi*10000h)
 siocnt.bit7=1
                                       :<-- start transmission
 if index<4 then goto @@lop
 ret
@@key string db 'NINTENDO',01h,80h
                                       ;10 bytes (5 halfwords; index=0..4)
Data exchanged during Login
                                           ADAPTER
               GBA
               xxxx494E;\
                                           XXXXXXXX
                              <-->
               xxxx494E ; "NI" <--> "NI"/; 494EB6B1 ;\
 NOT("NI") /; B6B1494E ;/
                                     \; 494EB6B1 ; NOT("NI")
                               <-->
            \; B6B1544E ;\"NT" <--> "NT"/; 544EB6B1 ;/
 NOT("NT") /; ABB1544E ;/
                               <-->
                                       \; 544EABB1 ;\NOT("NT")
           \; ABB14E45 ;\"EN" <--> "EN"/; 4E45ABB1 ;/
 NOT("EN") /; B1BA4E45 ;/
                                       \; 4E45B1BA ;\NOT("EN")
                               <-->
```

GBA Wireless Adapter Commands

Wireless Command/Parameter Transmission

```
GBA
            Adapter
 9966ppcch 80000000h
                        ;-send command (cc), and num param words (pp)
 <param01> 80000000h
 <param02> 80000000h
                       ; send "pp" parameter word(s), if any
 80000000h 9966rraah
                        ;-recv ack (aa=cc+80h), and num response words (rr)
 80000000? <reply01>
 80000000? <reply02>
                      ; recv "rr" response word(s), if any
Wireless 32bit Transfers
 wait until [4000128h].Bit2=0 ;want SI=0
 set [4000128h].Bit3=1
                                ;set S0=1
 wait until [4000128h].Bit2=1; want SI=1
 set [4000128h].Bit3=0,Bit7=1 ;set S0=0 and start 32bit transfer
```

All command/param/reply transfers should be done at Internal Clock (except, Response Words for command 25h,27h,35h,37h should use External Clock).

Wireless Commands

```
Cmd Para Reply Name
10h -
               Hello (send immediately after login)
11h -
               Good/Bad response to cmd 16h ?
12h
13h -
         1
14h
15h
16h 6
               Introduce (send game/user name)
               Config (send after Hello) (eg. param=003C0420h or 003C043Ch)
17h 1
18h
19h
```

```
1Ah
  1Bh
  1Ch -
                 Get Directory? (receive list of game/user names?)
  1Dh -
           NN
  1Eh -
                 Get Directory? (receive list of game/user names?)
           NN
                 Select Game for Download (send 16bit Game ID)
  1Fh 1
  20h -
           1
  21h -
                 Good/Bad response to cmd 1Fh ?
           1
  22h
  23h
  24h -
  25h
                                              ;use EXT clock!
  26h -
  27h -
                 Begin Download ?
                                             ;use EXT clock!
  28h
  29h
  2Ah
  2Bh
  2Ch
  2Dh
  2Eh
  2Fh
  30h 1
  31h
  32h
  33h
  34h
  35h
                                              ;use EXT clock!
  36h
  37h
                                              ;use EXT clock!
  38h
  39h
  3Ah
  3Bh
  3Ch
                 Bye (return to language select)
  3Dh -
  3Eh
  3Fh
Special Response 996601EEh for error or so? (only at software side?)
```

GBA Wireless Adapter Component Lists

```
Main Chipset
 U1 32pin Freescale MC13190 (2.4 GHz ISM band transceiver)
 U2 48pin Freescale CT3000 or CT3001 (depending on adapter version)
 X3 2pin 9.5MHz crystal
The MC13190 is a Short-Range, Low-Power 2.4 GHz ISM band transceiver.
The processor is Motorola's 32-bit M-Core RISC engine. (?) MCT3000 (?)
See also: http://www.eetimes.com/document.asp?doc_id=1271943
Version with GERMAN Postal Code on sticker:
 Sticker on Case:
    "GAME BOY advance, WIRELESS ADAPTER"
   "Pat.Pend.Made in Philipines, CE0125(!)B"
    "MODEL NO./MODELE NO.AGB-015 D-63760 Grossosteim P/AGB-A-WA-EUR-2 E3"
 PCB: "19-C046-04, A-7" (top side) and "B-7" and Microchip ",\\" (bottom side)
 PCB: white stamp "3104, 94V-0, RU, TW-15"
 PCB: black stamp "22FDE"
 U1 32pin "Freescale 13190, 4WFQ" (MC13190) (2.4 GHz ISM band transceiver)
 U2 48pin "Freescale CT3001, XAC0445" (bottom side)
 X3 2pin "D959L4I" (9.5MHz)
                                         (top side) (ca. 19 clks per 2us)
Further components... top side (A-7)
       5pin "D6F, 44"
 D1
                        (top side, below X3)
 U71 6pin ".., () 2" (top side, right of X3, tiny black chip)
 B71 6pin "[]"
                        (top side, right of X3, small white chip)
 ANT 2pin on-board copper wings
 0?
       3pin
                         (top side, above CN1)
                         (top side, above CN1)
 0?
       3pin
       2pin "72"
                         (top side, above CN1)
 D?
       2pin "F2"
 D3
                         (top side, above CN1)
                         (top side, above CN1)
 U200 4pin "MSV"
 U202 5pin "LXKA"
                         (top side, right of CN1)
                        (top side, right of CN1)
 U203 4pin "M6H"
 CN1 6pin connector to GBA link port (top side)
Further components... bottom side (B-7)
 U201 5pin "LXVB"
                         (bottom side, near CN1)
 U72 4pin "BMs"
                         (bottom side, near ANT, tiny black chip)
 FL70 ?pin "[] o26"
                         (bottom side, near ANT, bigger white chip)
                         (bottom side, near ANT, small white chip)
  B70 6pin "[]"
Plus, resistors and capacitors (without any markings).
```

Version WITHOUT sticker:

```
Sticker on Case: N/A
 PCB: "19-C046-03, A-1" (top side) and "B-1" and Microchip ",\\" (bottom side)
  PCB: white stamp "3204, TW-15, RU, 94V-0"
  PCB: black stamp "23MN" or "23NH" or so (smeared)
  U1 32pin "Freescale 13190, 4FGD"
                                         (top side)
  U2 48pin "Freescale CT3000, XAB0425" (bottom side) ;CT3000 (not CT3001)
  X3 2pin "9.5SKSS4GT"
                                         (top side)
Further components... top side (A-1)
      5pin "D6F, 31"
  D1
                        (top side, below X3)
  U71 6pin "P3, () 2" (top side, right of X3, tiny black chip)
                        (top side, right of X3, small white chip)
  B71 6pin "[]"
  ANT 2pin on-board copper wings
                        (top side, above CN1)
  070 3pin
      2pin "72"
  D?
                         (top side, above CN1)
       2pin "F2"
                        (top side, above CN1)
  U200 4pin "MSV"
                        (top side, above CN1)
 U202 5pin "LXKH"
                         (top side, right of CN1)
  U203 4pin "M6H"
                        (top side, right of CN1)
 CN1 6pin connector to GBA link port (top side)
Further components... bottom side (B-1)
  U201 5pin "LXV2"
                        (bottom side, near CN1)
  U70 6pin "AAG"
                        (bottom side, near ANT, tiny black chip)
  FL70 ?pin "[] o26"
                         (bottom side, near ANT, bigger white chip)
  B70 6pin "[]"
                        (bottom side, near ANT, small white chip)
Plus, resistors and capacitors (without any markings).
Major Differences
               "N/A"
  Sticker
                                          vs "Grossosteim P/AGB-A-WA-EUR-2 E3"
 PCB-markings "19-C046-03, A-1, 3204"
                                          vs "19-C046-04, A-7, 3104"
                                         vs "CT3001, XAC0445"
               "CT3000, XAB0425"
  Transistors One transistor (Q70)
                                         vs Two transistors (both nameless)
               U70 "AAG" (6pin)
                                          vs U72 "BMs" (4pin)
  U70/U72
Purpose of the changes is unknown (either older/newer revisions, or different regions with different FCC regulations).
```

GBA Infrared Communication

Early GBA prototypes have been intended to include a built-in IR port for sending and receiving IR signals. Among others, this port could have been used to communicate with other GBAs, or older CGB models, or TV Remote Controls, etc.

[THE INFRARED COMMUNICATION FEATURE IS -NOT- SUPPORTED ANYMORE]

Anyways, the prototype specifications have been as shown below...

Keep in mind that the IR signal may be interrupted by whatever objects moved between sender and receiver - the IR port isn't recommended for programs that require realtime data exchange (such like action games).

4000136h - IR - Infrared Register (R/W)

```
Bit Expl.

0 Transmission Data (0=LED Off, 1=LED On)

1 READ Enable (0=Disable, 1=Enable)

2 Reception Data (0=None, 1=Signal received) (Read only)

3 AMP Operation (0=Off, 1=On)

4 IRQ Enable Flag (0=Disable, 1=Enable)

5-15 Not used
```

When IRQ is enabled, an interrupt is requested if the incoming signal was 0.119us Off (2 cycles), followed by 0.536us On (9 cycles) - minimum timing periods each.

Transmission Notes

When transmitting an IR signal, note that it'd be not a good idea to keep the LED turned On for a very long period (such like sending a 1 second synchronization pulse). The recipient's circuit would treat such a long signal as "normal IR pollution which is in the air" after a while, and thus ignore the signal.

Reception Notes

Received data is internally latched. Latched data may be read out by setting both READ and AMP bits.

Note: Provided that you don't want to receive your own IR signal, be sure to set Bit 0 to zero before attempting to receive data.

Power-consumption

After using the IR port, be sure to reset the register to zero in order to reduce battery power consumption.

GBA Keypad Input

The built-in GBA gamepad has 4 direction keys, and 6 buttons.

4000130h - KEYINPUT - Key Status (R)

```
Bit Expl.

0 Button A (0=Pressed, 1=Released)

1 Button B (etc.)

2 Select (etc.)

3 Start (etc.)

4 Right (etc.)
```

It'd be usually recommended to read-out this register only once per frame, and to store the current state in memory. As a side effect, this method avoids problems caused by switch bounce when a key is newly released or pressed.

4000132h - KEYCNT - Key Interrupt Control (R/W)

The keypad IRQ function is intended to terminate the very-low-power Stop mode, it is not suitable for processing normal user input, to do this, most programs are invoking their keypad handlers from within VBlank IRQ.

```
Bit
     Expl.
                       (0=Ignore, 1=Select)
0
      Button A
1
      Button B
                       (etc.)
      Select
                       (etc.)
      Start
                       (etc.)
      Right
                       (etc.)
      Left
                       (etc.)
      Up
                       (etc.)
      Down
                       (etc.)
      Button R
                       (etc.)
      Button L
                       (etc.)
10-13 Not used
      IRQ Enable Flag (0=Disable, 1=Enable)
14
      IRQ Condition (0=Logical OR, 1=Logical AND)
15
```

In logical OR mode, an interrupt is requested when at least one of the selected buttons is pressed.

In logical AND mode, an interrupt is requested when ALL of the selected buttons are pressed.

Notes

In 8bit gameboy compatibility mode, L and R Buttons are used to toggle the screen size between normal 160x144 pixels and stretched 240x144 pixels. The GBA SP is additionally having a * Button used to toggle the backlight on and off (controlled by separate hardware logic, there's no way to detect or change the current backlight state by software).

GBA Interrupt Control

4000208h - IME - Interrupt Master Enable Register (R/W)

```
Bit Expl.

0 Disable all interrupts (0=Disable All, 1=See IE register)

1-31 Not used
```

4000200h - IE - Interrupt Enable Register (R/W)

```
Expl.
      LCD V-Blank
                                       (0=Disable)
      LCD H-Blank
                                       (etc.)
      LCD V-Counter Match
                                       (etc.)
      Timer 0 Overflow
                                       (etc.)
      Timer 1 Overflow
                                       (etc.)
      Timer 2 Overflow
                                       (etc.)
      Timer 3 Overflow
                                       (etc.)
7
      Serial Communication
                                       (etc.)
      DMA 0
                                       (etc.)
      DMA 1
                                       (etc.)
10
      DMA 2
                                       (etc.)
11
      DMA 3
                                       (etc.)
12
      Keypad
                                       (etc.)
      Game Pak (external IRQ source) (etc.)
13
14-15 Not used
```

Note that there is another 'master enable flag' directly in the CPUs Status Register (CPSR) accessible in privileged modes, see CPU reference for details.

4000202h - IF - Interrupt Request Flags / IRQ Acknowledge (R/W, see below)

ΒTΓ	Expt.	
0	LCD V-Blank	(1=Request Interrupt)
1	LCD H-Blank	(etc.)
2	LCD V-Counter Match	(etc.)
3	Timer 0 Overflow	(etc.)
4	Timer 1 Overflow	(etc.)
5	Timer 2 Overflow	(etc.)
6	Timer 3 Overflow	(etc.)
7	Serial Communication	(etc.)
8	DMA 0	(etc.)
9	DMA 1	(etc.)
10	DMA 2	(etc.)
11	DMA 3	(etc.)
12	Keypad	(etc.)
13	Game Pak (external IRQ source)	(etc.)
14-15	Not used	

Interrupts must be manually acknowledged by writing a "1" to one of the IRQ bits, the IRQ bit will then be cleared.

"[Cautions regarding clearing IME and IE]

A corresponding interrupt could occur even while a command to clear IME or each flag of the IE register is being executed. When clearing a flag of IE, you need to clear IME in advance so that mismatching of interrupt checks will not occur."?

"[When multiple interrupts are used]

When the timing of clearing of IME and the timing of an interrupt agree, multiple interrupts will not occur during that interrupt. Therefore, set (enable) IME after saving IME during the interrupt routine."?

BIOS Interrupt handling

Upon interrupt execution, the CPU is switched into IRQ mode, and the physical interrupt vector is called - as this address is located in BIOS ROM, the BIOS will always execute the following code before it forwards control to the user handler:

```
      00000018
      b
      128h
      ;IRQ vector: jump to actual BIOS handler

      00000128
      stmfd
      r13!,r0-r3,r12,r14
      ;save registers to SP_irq

      0000012C
      mov
      r0,4000000h
      ;ptr+4 to 03FFFFFC (mirror of 03007FFC)

      00000130
      add
      r14,r15,0h
      ;retadr for USER handler $+8=138h

      00000134
      ldr
      r15,[r0,-4h]
      ;jump to [03FFFFC] USER handler

      00000138
      ldmfd
      r13!,r0-r3,r12,r14
      ;restore registers from SP_irq

      0000013C
      subs
      r15,r14,4h
      ;return from IRQ (PC=LR-4, CPSR=SPSR)
```

As shown above, a pointer to the 32bit/ARM-code user handler must be setup in [03007FFCh]. By default, 160 bytes of memory are reserved for interrupt stack at 03007F00h-03007F9Fh

Recommended User Interrupt handling

- If necessary switch to THUMB state manually (handler is called in ARM state)
- Determine reason(s) of interrupt by examining IF register
- User program may freely assign priority to each reason by own logic
- Process the most important reason of your choice
- User MUST manually acknowledge by writing to IF register
- If user wants to allow nested interrupts, save SPSR irq, then enable IRQs.
- If using other registers than BIOS-pushed R0-R3, manually save R4-R11 also.
- Note that Interrupt Stack is used (which may have limited size)
- So, for memory consuming stack operations use system mode (=user stack).
- When calling subroutines in system mode, save LSR usr also.
- Restore SPSR irq and/or R4-R11 if you've saved them above.
- Finally, return to BIOS handler by BX LR (R14_irq) instruction.

Default memory usage at 03007FXX (and mirrored to 03FFFFXX)

```
Addr. Size Expl.

3007FFCh 4 Pointer to user IRQ handler (32bit ARM code)

3007FF8h 2 Interrupt Check Flag (for IntrWait/VBlankIntrWait functions)

3007FF4h 4 Allocated Area

3007FF0h 4 Pointer to Sound Buffer

3007FE0h 16 Allocated Area

3007FA0h 64 Default area for SP_svc Supervisor Stack (4 words/time)

3007F00h 160 Default area for SP irg Interrupt Stack (6 words/time)
```

Memory below 7F00h is free for User Stack and user data. The three stack pointers are initially initialized at the TOP of the respective areas:

```
SP_svc=03007FE0h
SP_irq=03007FA0h
SP_usr=03007F00h
```

The user may redefine these addresses and move stacks into other locations, however, the addresses for system data at 7FE0h-7FFFh are fixed.

Not sure, is following free for user?

```
Registers R8-R12_fiq, R13_fiq, R14_fiq, SPSR_fiq
Registers R13-R14_abt, SPSR_abt
Registers R13-R14_und, SPSR_und
```

Fast Interrupt (FIQ)

The ARM CPU provides two interrupt sources, IRQ and FIQ. In the GBA only IRQ is used. In normal GBAs, the FIQ signal is shortcut to VDD35, ie. the signal is always high, and there is no way to generate a FIQ by hardware. The registers R8..12_fiq could be used by software (when switching into FIQ mode by writing to CPSR) - however, this might make the game incompatible with hardware debuggers (which are reportedly using FIQs for debugging purposes).

GBA System Control

4000204h - WAITCNT - Waitstate Control (R/W)

This register is used to configure game pak access timings. The game pak ROM is mirrored to three address regions at 08000000h, 0A000000h, and 0C000000h, these areas are called Wait State 0-2. Different access timings may be assigned to each area (this might be useful in case that a game pak contains several ROM chips with different access times each).

```
Bit Expl.
0-1 SRAM Wait Control
                          (0..3 = 4,3,2,8 \text{ cycles})
2-3 Wait State 0 First Access (0...3 = 4,3,2,8 \text{ cycles})
      Wait State 0 Second Access (0..1 = 2,1 \text{ cycles})
5-6 Wait State 1 First Access (0..3 = 4,3,2,8 \text{ cycles})
      Wait State 1 Second Access (0..1 = 4.1 \text{ cycles}; \text{ unlike above WSO})
     Wait State 2 First Access (0..3 = 4,3,2,8 \text{ cycles})
      Wait State 2 Second Access (0..1 = 8.1 \text{ cycles}; \text{ unlike above WS0,WS1})
11-12 PHI Terminal Output
                                   (0..3 = Disable, 4.19MHz, 8.38MHz, 16.78MHz)
13
      Not used
14
      Game Pak Prefetch Buffer (Pipe) (0=Disable, 1=Enable)
      Game Pak Type Flag (Read Only) (0=GBA, 1=CGB) (IN35 signal)
16-31 Not used
```

At startup, the default setting is 0000h. Currently manufactured cartridges are using the following settings: WS0/ROM=3,1 clks; SRAM=8 clks; WS2/EEPROM: 8,8 clks; prefetch enabled; that is, WAITCNT=4317h, for more info see "GBA Cartridges" chapter.

First Access (Non-sequential) and Second Access (Sequential) define the waitstates for N and S cycles, the actual access time is 1 clock cycle PLUS the number of waitstates.

GamePak uses 16bit data bus, so that a 32bit access is split into TWO 16bit accesses (of which, the second fragment is always sequential, even if the first fragment was non-sequential).

GBA GamePak Prefetch

NOTES:

The GBA forcefully uses non-sequential timing at the beginning of each 128K-block of gamepak ROM, eg. "LDMIA [801fff8h],r0-r7" will have non-sequential timing at 8020000h.

The PHI Terminal output (PHI Pin of Gamepak Bus) should be disabled.

4000300h - POSTFLG - BYTE - Undocumented - Post Boot / Debug Control (R/W)

After initial reset, the GBA BIOS initializes the register to 01h, and any further execution of the Reset vector (00000000h) will pass control to the Debug vector (0000001Ch) when sensing the register to be still set to 01h.

- Bit Expl.
- 0 Undocumented First Boot Flag (0=First, 1=Further)
- 1-7 Undocumented. Not used.

Normally the debug handler rejects control unless it detects Debug flags in cartridge header, in that case it may redirect to a cut-down boot procedure (bypassing Nintendo logo and boot delays, much like nocash burst boot for multiboot software). I am not sure if it is possible to reset the GBA externally without automatically resetting register 300h though.

4000301h - HALTCNT - BYTE - Undocumented - Low Power Mode Control (W)

Writing to this register switches the GBA into battery saving mode.

In Halt mode, the CPU is paused as long as (IE AND IF)=0, this should be used to reduce power-consumption during periods when the CPU is waiting for interrupt events.

In Stop mode, most of the hardware including sound and video are paused, this very-low-power mode could be used much like a screensaver.

- Bit Expl.
- 0-6 Undocumented. Not used.
- 7 Undocumented. Power Down Mode (0=Halt, 1=Stop)

The current GBA BIOS addresses only the upper eight bits of this register (by writing 00h or 80h to address 04000301h), however, as the register isn't officially documented, some or all of the bits might have different meanings in future GBA models.

For best forwards compatibility, it'd generally be more recommended to use the BIOS Functions SWI 2 (Halt) or SWI 3 (Stop) rather than writing to this register directly.

4000410h - Undocumented - Purpose Unknown? 8bit (W)

The BIOS writes the 8bit value 0FFh to this address. Purpose Unknown.

Probably just another bug in the BIOS.

4000800h - 32bit - Undocumented - Internal Memory Control (R/W)

Supported by GBA and GBA SP only - NOT supported by DS (even in GBA mode).

Also supported by GBA Micro - but crashes on "overclocked" WRAM setting.

Initialized to 0D000020h (by hardware). Unlike all other I/O registers, this register is mirrored across the whole I/O area (in increments of 64K, ie. at 4000800h, 4010800h, 4020800h, ..., 4FF0800h)

```
Bit Expl.

0 Disable 32K+256K WRAM (0=Normal, 1=Disable) (when off: empty/prefetch)

1-3 Unknown (Read/Write-able)

4 Unknown (Always zero, not used or write only)

5 Enable 256K WRAM (0=Disable, 1=Normal) (when off: mirror of 32K WRAM)

6-23 Unknown (Always zero, not used or write only)

24-27 Wait Control WRAM 256K (0-14 = 15..1 Waitstates, 15=Lockup)

28-31 Unknown (Read/Write-able)
```

The default value 0Dh in Bits 24-27 selects 2 waitstates for 256K WRAM (ie. 3/3/6 cycles 8/16/32bit accesses). The fastest possible setting would be 0Eh (1 waitstate, 2/2/4 cycles for 8/16/32bit), that works on GBA and GBA SP only, the GBA Micro locks up with that setting (it's on-chip RAM is too slow, and works only with 2 or more waitstates).

Note: One cycle equals approx. 59.59ns (ie. 16.78MHz clock).

GBA GamePak Prefetch

GamePak Prefetch can be enabled in WAITCNT register. When prefetch buffer is enabled, the GBA attempts to read opcodes from Game Pak ROM during periods when the CPU is not using the bus (if any). Memory access is then performed with 0 Waits if the CPU requests data which is already stored in the buffer. The prefetch buffer stores up to eight 16bit values.

GamePak ROM Opcodes

The prefetch feature works only with opcodes fetched from GamePak ROM. Opcodes executed in RAM or BIOS are not affected by the prefetch feature
(even if that opcodes read <data> from GamePak ROM).

Prefetch Enable

For GamePak ROM opcodes, prefetch may occur in two situations:

- 1) opcodes with internal cycles (I) which do not change R15, shift/rotate register-by-register, load opcodes (ldr,ldm,pop,swp), multiply opcodes
- 2) opcodes that load/store memory (ldr,str,ldm,stm,etc.)

Prefetch Disable Bug

When Prefetch is disabled, the Prefetch Disable Bug will occur for all

"Opcodes in GamePak ROM with Internal Cycles which do not change R15"

for those opcodes, the bug changes the opcode fetch time from 1S to 1N.

Note: Affected opcodes (with I cycles) are: Shift/rotate register-by-register opcodes, multiply opcodes, and load opcodes (ldr,ldm,pop,swp).

GBA Cartridges

ROM

GBA Cartridge Header

GBA Cartridge ROM

Backup Media

Aside from ROM, cartridges may also include one of the following backup medias, used to store game positions, highscore tables, options, or other data.

GBA Cart Backup IDs

GBA Cart Backup SRAM/FRAM

GBA Cart Backup EEPROM

GBA Cart Backup Flash ROM

GBA Cart Backup DACS

Add-Ons

GBA Cart I/O Port (GPIO)

GBA Cart Real-Time Clock (RTC)

GBA Cart Solar Sensor

GBA Cart Tilt Sensor

GBA Cart Gyro Sensor

GBA Cart Rumble

GBA Cart e-Reader

GBA Cart Unknown Devices

GBA Cart Protections

Other Accessoires

GBA Flashcards

GBA Cheat Devices

GBA Cartridge Header

The first 192 bytes at 8000000h-80000BFh in ROM are used as cartridge header. The same header is also used for Multiboot images at 2000000h-20000BFh (plus some additional multiboot entries at 20000C0h and up).

Header Overview

```
Address Bytes Expl.
000h
             ROM Entry Point (32bit ARM branch opcode, eg. "B rom start")
004h
       156 Nintendo Logo
                              (compressed bitmap, required!)
                              (uppercase ascii, max 12 characters)
0A0h
       12
             Game Title
0ACh
             Game Code
                              (uppercase ascii, 4 characters)
0B0h
             Maker Code
                              (uppercase ascii, 2 characters)
0B2h
             Fixed value
                              (must be 96h, required!)
0B3h
             Main unit code (00h for current GBA models)
0B4h
             Device type
                              (usually 00h) (bit7=DACS/debug related)
0B5h
             Reserved Area
                              (should be zero filled)
0BCh
             Software version (usually 00h)
             Complement check (header checksum, required!)
0BDh
                              (should be zero filled)
0BFh
             Reserved Area
--- Additional Multiboot Header Entries ---
             RAM Entry Point (32bit ARM branch opcode, eq. "B ram start")
0C0h
                              (init as 00h - BIOS overwrites this value!)
0C4h
             Boot mode
             Slave ID Number (init as 00h - BIOS overwrites this value!)
0C5h
                       (seems to be unused)
0C6h
             Not used
             JOYBUS Entry Pt. (32bit ARM branch opcode, eg. "B joy start")
0E0h
```

Note: With all entry points, the CPU is initially set into system mode.

000h - Entry Point, 4 Bytes

Space for a single 32bit ARM opcode that redirects to the actual startaddress of the cartridge, this should be usually a "B <start>" instruction.

Note: This entry is ignored by Multiboot slave GBAs (in fact, the entry is then overwritten and redirected to a separate Multiboot Entry Point, as described below).

004h..09Fh - Nintendo Logo, 156 Bytes

Contains the Nintendo logo which is displayed during the boot procedure. Cartridge won't work if this data is missing or modified.

In detail: This area contains Huffman compression data (but excluding the compression header which is hardcoded in the BIOS, so that it'd be probably not possible to hack the GBA by producing de-compression buffer overflows).

A copy of the compression data is stored in the BIOS, the GBA will compare this data and lock-up itself if the BIOS data isn't exactly the same as in the cartridge (or multiboot header). The only exception are the two entries below which are allowed to have variable settings in some bits.

09Ch Bit 2,7 - Debugging Enable

This is part of the above Nintendo Logo area, and must be commonly set to 21h, however, Bit 2 and Bit 7 may be set to other values.

When both bits are set (ie. A5h), the FIQ/Undefined Instruction handler in the BIOS becomes unlocked, the handler then forwards these exceptions to the user handler in cartridge ROM (entry point defined in 80000B4h, see below).

Other bit combinations currently do not seem to have special functions.

09Eh Bit 0,1 - Cartridge Key Number MSBs

This is part of the above Nintendo Logo area, and must be commonly set to F8h, however, Bit 0-1 may be set to other values.

During startup, the BIOS performs some dummy-reads from a stream of pre-defined addresses, even though these reads seem to be meaningless, they might be intended to unlock a read-protection inside of commercial cartridge. There are 16 pre-defined address streams - selected by a 4bit key number - of which the upper two bits are gained from 800009Eh Bit 0-1, and the lower two bits from a checksum across header bytes 09Dh..0B7h (bytewise XORed, divided by 40h).

0A0h - Game Title, Uppercase Ascii, max 12 characters

Space for the game title, padded with 00h (if less than 12 chars).

OACh - Game Code, Uppercase Ascii, 4 characters

This is the same code as the AGB-UTTD code which is printed on the package and sticker on (commercial) cartridges (excluding the leading "AGB-" part).

- U Unique Code (usually "A" or "B" or special meaning)
- TT Short Title (eg. "PM" for Pac Man)
- D Destination/Language (usually "J" or "E" or "P" or specific language)

The first character (U) is usually "A" or "B", in detail:

- A Normal game; Older titles (mainly 2001..2003)
- B Normal game; Newer titles (2003..)
- C Normal game; Not used yet, but might be used for even newer titles
- F Famicom/Classic NES Series (software emulated NES games)
- K Yoshi and Koro Koro Puzzle (acceleration sensor)
- P e-Reader (dot-code scanner)
- R Warioware Twisted (cartridge with rumble and z-axis gyro sensor)
- U Boktai 1 and 2 (cartridge with RTC and solar sensor)
- V Drill Dozer (cartridge with rumble)

The second/third characters (TT) are:

Usually an abbreviation of the game title (eg. "PM" for "Pac Man") (unless that gamecode was already used for another game, then TT is just random)

The fourth character (D) indicates Destination/Language:

- J Japan P Europe/Elsewhere F French S Spanish
- E USA/English D German I Italian

0B0h - Maker code, Uppercase Ascii, 2 characters

Identifies the (commercial) developer. For example, "01"=Nintendo.

0B2h - Fixed value, 1 Byte

Must be 96h.

0B3h - Main unit code, 1 Byte

Identifies the required hardware. Should be 00h for current GBA models.

0B4h - Device type, 1 Byte

Normally, this entry should be zero. With Nintendo's hardware debugger Bit 7 identifies the debugging handlers entry point and size of DACS (Debugging And Communication System) memory: Bit7=0: 9FFC000h/8MBIT DACS, Bit7=1: 9FE2000h/1MBIT DACS. The debugging handler can be enabled in 800009Ch (see above), normal cartridges do not have any memory (nor any mirrors) at these addresses though.

0B5h - Reserved Area, 7 Bytes

Reserved, zero filled.

OBCh - Software version number

Version number of the game. Usually zero.

OBDh - Complement check, 1 Byte

Header checksum, cartridge won't work if incorrect. Calculate as such: chk=0:for i=0A0h to 0BCh:chk=chk-[i]:next:chk=(chk-19h) and 0FFh

OBEh - Reserved Area, 2 Bytes

Reserved, zero filled.

Below required for Multiboot/slave programs only. For Multiboot, the above 192 bytes are required to be transferred as header-block (loaded to 2000000h-20000BFh), and some additional header-information must be located at the beginning of the actual program/data-block (loaded to 20000C0h and up). This extended header consists of Multiboot Entry point(s) which must be set up correctly, and of two reserved bytes which are overwritten by the boot procedure:

0C0h - Normal/Multiplay mode Entry Point

This entry is used only if the GBA has been booted by using Normal or Multiplay transfer mode (but not by Joybus mode). Typically deposit a ARM-32bit "B <start>" branch opcode at this location, which is pointing to your actual initialization procedure.

0C4h (BYTE) - Boot mode

The slave GBA download procedure overwrites this byte by a value which is indicating the used multiboot transfer mode.

Value Expl.

01h Joybus mode

02h Normal mode

03h Multiplay mode

Typically set this byte to zero by inserting DCB 00h in your source.

Be sure that your uploaded program does not contain important program code or data at this location, or at the ID-byte location below.

0C5h (BYTE) - Slave ID Number

If the GBA has been booted in Normal or Multiplay mode, this byte becomes overwritten by the slave ID number of the local GBA (that'd be always 01h for normal mode).

Value Expl.
01h Slave #1
02h Slave #2
03h Slave #3

Typically set this byte to zero by inserting DCB 00h in your source.

When booted in Joybus mode, the value is NOT changed and remains the same as uploaded from the master GBA.

0C6h..0DFh - Not used

Appears to be unused.

0E0h - Joybus mode Entry Point

If the GBA has been booted by using Joybus transfer mode, then the entry point is located at this address rather than at 20000C0h. Either put your initialization procedure directly at this address, or redirect to the actual boot procedure by depositing a "B <start>" opcode here (either one using 32bit ARM code). Or, if you are not intending to support joybus mode (which is probably rarely used), ignore this entry.

GBA Cartridge ROM

ROM Size

The games F-ZERO and Super Mario Advance use ROMs of 4 MBytes each. Zelda uses 8 MBytes. Not sure if other sizes are manufactured.

ROM Waitstates

The GBA starts the cartridge with 4,2 waitstates (N,S) and prefetch disabled. The program may change these settings by writing to WAITCNT, the games F-ZERO and Super Mario Advance use 3,1 waitstates (N,S) each, with prefetch enabled.

Third-party flashcards are reportedly running unstable with these settings. Also, prefetch and shorter waitstates are allowing to read more data and opcodes from ROM is less time, the downside is that it increases the power consumption.

ROM Chip

Because of how 24bit addresses are squeezed through the Gampak bus, the cartridge must include a circuit that latches the lower 16 address bits on non-sequential access, and that increments these bits on sequential access. Nintendo includes this circuit directly in the ROM chip.

Also, the ROM must have 16bit data bus (or a circuit which converts two 8bit data units into one 16bit unit - by not exceeding the waitstate timings).

GBA Cart Backup IDs

Nintendo didn't include a backup-type entry in the ROM header, however, the required type can be detected by ID strings in the ROM-image. Nintendo's tools are automatically inserting these strings (as part of their library headers). When using other tools, you may insert ID strings by hand.

ID Strings

The ID string must be located at a word-aligned memory location, the string length should be a multiple of 4 bytes (padded with zero's).

FLASH1M Vnnn FLASH 128 Kbytes (1Mbit)

For Nintendo's tools, "nnn" is a 3-digit library version number. When using other tools, best keep it set to "nnn" rather than inserting numeric digits.

Notes

No\$gba does auto-detect most backup types, even without ID strings, except for 128K FLASH (without ID "FLASH1M_Vnnn", the FLASH size defaults to 64K). Ideally, for faster detection, the ID should be put into the first some bytes of the ROM-image (ie. somewhere right after the ROM header).

GBA Cart Backup SRAM/FRAM

SRAM - 32 KBytes (256Kbit) Lifetime: Depends on back-up battery FRAM - 32 KBytes (256Kbit) Lifetime: 10,000,000,000 read/write per bit

Hyundai GM76V256CLLFW10 SRAM (Static RAM) (eg. F-Zero) Fujitsu MB85R256 FRAM (Ferroelectric RAM) (eg. Warioware Twisted)

Addressing and Waitstates

SRAM/FRAM is mapped to E000000h-E007FFFh, it should be accessed with 8 waitstates (write a value of 3 into Bit0-1 of WAITCNT).

Databus Width

The SRAM/FRAM databus is restricted to 8 bits, it should be accessed by LDRB, LDRSB, and STRB opcodes only.

Reading and Writing

Reading from SRAM/FRAM should be performed by code executed in WRAM only (but not by code executed in ROM). There is no such restriction for writing.

Preventing Data Loss

The GBA SRAM/FRAM carts do not include a write-protect function (unlike older 8bit gameboy carts). This seems to be a problem and may cause data loss when a cartridge is removed or inserted while the GBA is still turned on. As far as I understand, this is not so much a hardware problem, but rather a software problem, ie. theoretically you could remove/insert the cartridge as many times as you want, but you should take care that your program does not crash (and write blindly into memory).

Recommended Workaround

Enable the Gamepak Interrupt (it'll most likely get triggered when removing the cartridge), and hang-up the GBA in an endless loop when your interrupt handler senses a Gamepak IRQ. For obvious reason, your interrupt handler should be located in WRAM, ie. not in the (removed) ROM cartridge. The handler should process Gamepak IRQs at highest priority. Periods during which interrupts are disabled should be kept as short as possible, if necessary allow nested interrupts.

When to use the above Workaround

A program that relies wholly on code and data in WRAM, and that does not crash even when ROM is removed, may keep operating without having to use the above mechanism.

Do NOT use the workaround for programs that run without a cartridge inserted (ie. single gamepak/multiboot slaves), or for programs that use Gamepak IRQ/DMA for other purposes.

All other programs should use it. It'd be eventually a good idea to include it even in programs that do not use SRAM/FRAM themselves (eg. otherwise removing a SRAM/FRAM-less cartridge may lock up the GBA, and may cause it to destroy backup data when inserting a SRAM/FRAM cartridge).

SRAM vs FRAM

FRAM (Ferroelectric RAM) is a newer technology, used in newer GBA carts, unlike SRAM (Static RAM), it doesn't require a battery to hold the data. At software side, it is accessed exactly like SRAM, ie. unlike EEPROM/FLASH, it doesn't require any Write/Erase commands/delays.

Note

In SRAM/FRAM cartridges, the /REQ pin (Pin 31 of Gamepak bus) should be a little bit shorter as than the other pins; when removing the cartridge, this causes the gamepak IRQ signal to get triggered before the other pins are disconnected.

GBA Cart Backup EEPROM

9853 - EEPROM 512 Bytes (0200h) (4Kbit) (eg. used by Super Mario Advance)

9854 - EEPROM 8 KBytes (2000h) (64Kbit) (eg. used by Boktai)

Lifetime: 100,000 writes per address

Addressing and Waitstates

The eeprom is connected to Bit0 of the data bus, and to the upper 1 bit (or upper 17 bits in case of large 32MB ROM) of the cartridge ROM address bus, communication with the chip takes place serially.

The eeprom must be used with 8 waitstates (set WAITCNT=X3XXh; 8,8 clks in WS2 area), the eeprom can be then addressed at DFFFF00h..DFFFFFFh. Respectively, with eeprom, ROM is restricted to 8000000h-9FFFeFFh (max. 1FFFF00h bytes = 32MB minus 256 bytes). On carts with 16MB or smaller ROM, eeprom can be alternately accessed anywhere at D000000h-DFFFFFFh.

Data and Address Width

Data can be read from (or written to) the EEPROM in units of 64bits (8 bytes). Writing automatically erases the old 64bits of data. Addressing works in units of 64bits respectively, that is, for 512 Bytes EEPROMS: an address range of 0-3Fh, 6bit bus width; and for 8KByte EEPROMS: a range of 0-3FFh, 14bit bus width (only the lower 10 address bits are used, upper 4 bits should be zero).

Set Address (For Reading)

Prepare the following bitstream in memory:

```
2 bits "11" (Read Request)
```

n bits eeprom address (MSB first, 6 or 14 bits, depending on EEPROM)

1 bit "0"

Then transfer the stream to eeprom by using DMA.

Read Data

Read a stream of 68 bits from EEPROM by using DMA,

then decipher the received data as follows:

4 bits - ignore these

64 bits - data (conventionally MSB first)

Write Data to Address

Prepare the following bitstream in memory, then transfer the stream to eeprom by using DMA, it'll take ca. 108368 clock cycles (ca. 6.5ms) until the old data is erased and new data is programmed.

```
2 bits "10" (Write Request)
```

n bits eeprom address (MSB first, 6 or 14 bits, depending on EEPROM)

64 bits data (conventionally MSB first)

1 bit "0"

After the DMA, keep reading from the chip, by normal LDRH [DFFFF00h], until Bit 0 of the returned data becomes "1" (Ready). To prevent your program from locking up in case of malfunction, generate a timeout if the chip does not reply after 10ms or longer.

Using DMA

Transferring a bitstream to/from the EEPROM by LDRH/STRH opcodes does not work, this might be because of timing problems, or because how the GBA squeezes non-sequential memory addresses through the external address/data bus.

For this reason, a buffer in memory must be used (that buffer would be typically allocated temporarily on stack, one halfword for each bit, bit1-15 of the halfwords are don't care, only bit0 is of interest).

The buffer must be transfered as a whole to/from EEPROM by using DMA3 (only DMA 3 is valid to read & write external memory), use 16bit transfer mode, both source and destination address incrementing (ie. DMA3CNT=80000000h+length).

DMA channels of higher priority should be disabled during the transfer (ie. H/V-Blank or Sound FIFO DMAs). And, of course any interrupts that might mess with DMA registers should be disabled.

Pin-Outs

The EEPROM chips are having only 8 pins, these are connected, Pin 1..8, to ROMCS, RD, WR, AD0, GND, GND, A23, VDD of the GamePak bus. Carts with 32MB ROM must have A7..A22 logically ANDed with A23.

Notes

There seems to be no autodection mechanism, so that a hardcoded bus width must be used.

GBA Cart Backup Flash ROM

64 KBytes - 512Kbits Flash ROM - Lifetime: 10,000 writes per sector 128 KBytes - 1Mbit Flash ROM - Lifetime: ??? writes per sector

Chip Identification (all device types)

[E005555h]=AAh, [E002AAAh]=55h, [E005555h]=90h (enter ID mode)
dev=[E000001h], man=[E000000h] (get device & manufacturer)
[E005555h]=AAh, [E002AAAh]=55h, [E005555h]=F0h (terminate ID mode)
Used to detect the type (and presence) of FLASH chips. See Device Types below.

Reading Data Bytes (all device types)

dat=[E00xxxxh] (read byte from address xxxx)

Erase Entire Chip (all device types)

[E005555h]=AAh, [E002AAAh]=55h, [E005555h]=80h (erase command)
[E005555h]=AAh, [E002AAAh]=55h, [E005555h]=10h (erase entire chip)
wait until [E000000h]=FFh (or timeout)
Erases all memory in chip, erased memory is FFh-filled.

Erase 4Kbyte Sector (all device types, except Atmel)

[E005555h]=AAh, [E002AAAh]=55h, [E005555h]=80h (erase command) [E005555h]=AAh, [E002AAAh]=55h, [E00n000h]=30h (erase sector n) wait until [E00n000h]=FFh (or timeout) Erases memory at E00n000h..E00nFFFh, erased memory is FFh-filled.

Erase-and-Write 128 Bytes Sector (only Atmel devices)

old=IME, IME=0 (disable interrupts)

Interrupts (and DMAs) should be disabled during command/write phase. Target address must be a multiple of 80h.

Write Single Data Byte (all device types, except Atmel)

```
[E005555h]=AAh, [E002AAAh]=55h, [E005555h]=A0h (write byte command)
[E00xxxxh]=dat (write byte to address xxxx)
wait until [E00xxxxh]=dat (or timeout)
```

The target memory location must have been previously erased.

Terminate Command after Timeout (only Macronix devices, ID=1CC2h)

[E005555h]=F0h (force end of write/erase command)

Use if timeout occurred during "wait until" periods, for Macronix devices only.

Bank Switching (devices bigger than 64K only)

```
[E005555h]=AAh, [E002AAAh]=55h, [E005555h]=B0h (select bank command) [E000000h]=bnk (write bank number 0..1)
```

Specifies 64K bank number for read/write/erase operations.

Required because gamepak flash/sram addressbus is limited to 16bit width.

Device Types

Nintendo puts different FLASH chips in commercial game cartridges. Developers should thus detect & support all chip types. For Atmel chips it'd be recommended to simulate 4K sectors by software, though reportedly Nintendo doesn't use Atmel chips in newer games anymore. Also mind that different timings should not disturb compatibility and performance.

ID	Name	Size	Sectors	AverageTimings	Timeou	ıts/ms	Waits
D4BFh	SST	64K	16×4K	20us?,?,?	10,	10, 200	3,2
1CC2h	Macronix	64K	16×4K	?,?,?	10,200	00,2000	8,3
1B32h	Panasonic	64K	16×4K	?,?,?	10, 50	0, 500	4,2
3D1Fh	Atmel	64K	512x128	?,?,?	40.	., 40	8,8
1362h	Sanyo	128K	?	?,?,?	? 7	? ?	?
09C2h	Macronix	128K	?	?,?,?	? 7	? ?	?

Identification Codes MSB=Device Type, LSB=Manufacturer.

Size in bytes, and numbers of sectors * sector size in bytes.

Average medium Write, Erase Sector, Erase Chips timings are unknown?

Timeouts in milliseconds for Write, Erase Sector, Erase Chips.

Waitstates for Writes, and Reads in clock cycles.

Accessing FLASH Memory

FLASH memory is located in the "SRAM" area at E000000h..E00FFFFh, which is restricted to 16bit address and 8bit data buswidths. Respectively, the memory can be accessed <only> by 8bit read/write LDRB/STRB opcodes.

Also, reading anything (data or status/busy information) can be done <only> by opcodes executed in WRAM (not from opcodes in ROM) (there's no such restriction for writing).

FLASH Waitstates

Use 8 clk waitstates for initial detection (WAITCNT Bits 0,1 both set). After detection of certain device types smaller wait values may be used for write/erase, and even smaller wait values for raw reading, see Device Types table.

In practice, games seem to use smaller values only for write/erase (even though those operations are slow anyways), whilst raw reads are always done at 8 clk waits (even though reads could actually benefit slightly from smaller wait values).

Verify Write/Erase and Retry

Even though device signalizes the completion of write/erase operations, it'd be recommended to read/confirm the content of the changed memory area by software. In practice, Nintendo's "erase-write-verify-retry" function typically repeats the operation up to three times in case of errors.

Also, for SST devices only, the "erase-write" and "erase-write-verify-retry" functions repeat the erase command up to 80 times, additionally followed by one further erase command if no retries were needed, otherwise followed by six further erase commands.

Note

FLASH (64Kbytes) is used by the game Sonic Advance, and possibly others.

GBA Cart Backup DACS

128 KBytes - 1Mbit DACS - Lifetime: 100,000 writes. 1024 KBytes - 8Mbit DACS - Lifetime: 100,000 writes.

DACS (Debugging And Communication System) is used in Nintendo's hardware debugger only, DACS is NOT used in normal game cartridges.

Parts of DACS memory is used to store the debugging exception handlers (entry point/size defined in cartridge header), the remaining memory could be used to store game positions or other data. The address space is the upper end of the 32MB ROM area, the memory can be read directly by the CPU, including for ability to execute program code in this area.

GBA Cart I/O Port (GPIO)

4bit General Purpose I/O Port (GPIO) - contained in the ROM-chip

Used by Boktai for RTC and Solar Sensor:

GBA Cart Real-Time Clock (RTC)

GBA Cart Solar Sensor

And by Warioware Twisted for Rumble and Z-Axis Sensor:

GBA Cart Rumble

GBA Cart Gyro Sensor

Might be also used by other games for other purposes, such like other sensors, or SRAM bank switching, etc.

The I/O registers are mapped to a 6-byte region in the ROM-area at 80000C4h, the 6-byte region should be zero-filled in the ROM-image. In Boktai, the size of the zero-filled region is 0E0h bytes - that probably due to an incorrect definition (the additional bytes do not contain any extra ports, nor mirrors of the ports in the 6-byte region). Observe that ROM-bus writes are limited to 16bit/32bit access (STRB opcodes are ignored; that, only in DS mode?).

```
80000C4h - I/O Port Data (selectable W or R/W)
```

bit0-3 Data Bits 0..3 (0=Low, 1=High) bit4-15 not used (0)

80000C6h - I/O Port Direction (for above Data Port) (selectable W or R/W)

bit0-3 Direction for Data Port Bits 0..3 (0=In, 1=Out) bit4-15 not used (0)

80000C8h - I/O Port Control (selectable W or R/W)

bit0 Register 80000C4h..80000C8h Control (0=Write-Only, 1=Read/Write) bit1-15 not used (0)

In write-only mode, reads return 00h (or possible other data, if the rom contains non-zero data at that location).

Connection Examples

GPIO Bit Pin		Boktai RTC SOL		GYR RBL	
2		SCK SIO CS	CLK RST - FLG	RES CLK DTA	- - MOT
	ROM.43			+ -	-

Aside from the I/O Port, the ROM-chip also includes an inverter (used for inverting the RTC /IRQ signal), and some sort of an (unused) address decoder output (which appears to be equal or related to A23 signal) (ie. reacting on ROM A23, or SRAM D7, which share the same pin on GBA slot).

GBA Cart Real-Time Clock (RTC)

S3511 - 8pin RTC with 3-wire serial bus (used in Boktai)

The RTC chip is (almost) the same as used in NDS consoles:

DS Real-Time Clock (RTC)

The chip is accessed via 4bit I/O port (only 3bits are used for RTC):

GBA Cart I/O Port (GPIO)

Comparision of RTC Registers

NDS	_GBA	_GBA/Params
stat2	control	(1-byte)
datetime	datetime	(7-byte)
time	time	(3-byte)
stat1	force reset	(0-byte)
clkadjust	force irq	(0-byte)
alarm1/int1	always FFh	(boktai contains code for writing 1-byte to it)
alarm2	always FFh	(unused)
free	always FFh	(unused)

Control Register

```
Bit Dir Expl.

0 - Not used

1 R/W IRQ duty/hold related?

2 - Not used

3 R/W Per Minute IRQ (30s duty) (0=Disable, 1=Enable)

4 - Not used

5 R/W Unknown?

6 R/W 12/24-hour Mode (0=12h, 1=24h) (usually 1)

7 R Power-Off (auto cleared on read) (0=Normal, 1=Failure)
```

Setting after Battery-Shortcut is 82h. Setting after Force-Reset is 00h.

Unused bits seem to be always zero, but might be read-only or write-only?

Datetime and Time Registers

Same as NDS, except AM/PM flag moved from hour.bit6 (NDS) to hour.bit7 (GBA).

Force Reset/Irq Registers

Used to reset all RTC registers (all used registers become 00h, except day/month which become 01h), or to drag the IRQ output LOW for a short moment.

These registers are strobed by ANY access to them, ie. by both writing to, as well as reading from these registers.

Pin-Outs / IRQ Signal

The package has identical pin-outs as in NDS, although it is slightly larger than the miniature chip in the DS.

For whatever reason, the RTC's /IRQ output is passed through an inverter (contained in the ROM-chip), the inverted signal is then passed to the /IRQ pin on the cartridge slot. So, IRQ's will be triggered on the "wrong" edge - possible somehow in relation with detecting cartridge-removal IRQs?

GBA Cart Solar Sensor

Uses a Photo Diode as Solar Sensor (used in Boktai, allowing to defeat vampires when the cartridge is exposed to sunlight). The cartridge comes in transparent case, and it's slightly longer than normal carts, so the sensor reaches out of the cartridge slot. According to the manual, the sensor works only with sunlight, but actually it works with any strong light source (eg. a 100 Watt bulb at 1-2 centimeters distance). The sensor is accessed via 4bit I/O port (only 3bits used), which is contained in the ROM-chip.

GBA Cart I/O Port (GPIO)

A/D Conversion

The cartridge uses a self-made A/D converter, which is (eventually) better than measuring a capacitor charge-up time, and/or less expensive than a real ADC-chip:

It contains a 74LV4040 12bit binary counter (clocked by CPU via the I/O port), of which only the lower 8bit are used, which are passed to a resistor ladder-type D/A converter, which is generating a linear increasing voltage, which is passed to a TLV272 voltage comparator, which is passing a signal to the I/O port when the counter voltage becomes greater than the sensor voltage.

Example Code

```
strh 0001h,[80000c8h] ;-enable R/W mode
strh 0007h,[80000c6h] ;-init I/O direction
strh 0002h,[80000c4h];-reset counter to zero (high=reset) (I/O bit0)
strh 0000h,[80000c4h];-clear reset (low=normal)
      r0,0
                       :-initial level
mov
@@lop:
strh 0001h,[80000c4h];-clock high;\increase counter
                                                           (I/0 bit1)
strh 0000h,[80000c4h];-clock low;/
                       ;-read port
                                                           (I/0 bit3)
ldrh r1,[80000c4h]
tst r1,08h
                       ; loop until voltage match (exit with r0=00h..FFh),
addeq r0,1
                       ; or until failure/timeout (exit with r0=100h)
tsteq r0,100h
beq @@lop
```

The results vary depending on the clock rate used. In above example, ensure that IRQs or DMAs do not interrupt the function. Alternately, use a super-slow clock rate (eg. like 666Hz used in Boktai) so that additional small IRQ/DMA delays have little effect on the overall timing. Results should be somewhat:

```
E8h total darkness (including daylight on rainy days)
Dxh close to a 100 Watt Bulb
5xh reaches max level in boktai's solar gauge
00h close to a tactical nuclear bomb dropped on your city
```

The exact values may change from cartridge to cartridge, so it'd be recommened to include a darkness calibration function, prompting the user to cover the sensor for a moment.

GBA Cart Tilt Sensor

Yoshi's Universal Gravitation / Yoshi Topsy Turvy (X/Y-Axis) Koro Koro Puzzle (probably same as Yoshi, X/Y-Axis, too) (?)

Yoshi-Type (X/Y-Axis)

```
All of the registers are one byte wide, mapped into the top "half" of the SRAM memory range.
```

```
E008000h (W) Write 55h to start sampling
E008100h (W) Write AAh to start sampling
E008200h (R) Lower 8 bits of X axis
E008300h (R) Upper 4 bits of X axis, and Bit7: ADC Status (0=Busy, 1=Ready)
E008400h (R) Lower 8 bits of Y axis
E008500h (R) Upper 4 bits of Y axis
```

You must set SRAM wait control to 8 clocks to access it correctly.

You must also set the cartridge PHI terminal to 4 MHz to make it work.

Sampling routine (typically executed once a frame during VBlank):

Example values (may vary on different carts and on temperature, etc):

X ranged between 0x2AF to 0x477, center at 0x392. Huh?

Y ranged between 0x2C3 to 0x480, center at 0x3A0. Huh?

Thanks to Flubba for Yoshi-Type information.

Unknown if the Yoshi-Type sensors are sensing rotation, or orientation, or motion, or something else? In case of rotation, rotation around X-axis would result in motion in Y-direction, so not too sure whether X and Y have which meaning?

Most probably, the sensors are measuring (both) static acceleration (gravity), and dynamic acceleration (eg. shaking the device left/right).

The X/Y values are likely to be mirrored depending on using a back-loading cartridge slot (original GBA), or front-loading cartridge slot (newer GBA SP, and NDS, and NDS-Lite).

GBA Cart Gyro Sensor

Warioware Twisted (Z-Axis Gyro Sensor, plus Rumble)

Wario-Type (Z-Axis)

Uses a single-axis sensor, which senses rotation around the Z-axis. The sensor is connected to an analogue-in, serial-out ADC chip, which is accessed via lower 3 bits of the GPIO.

GBA Cart I/O Port (GPIO)

```
The four I/O Lines are connected like so,
GPIO.Bit0 (W) Start Conversion
GPIO.Bit1 (W) Serial Clock
GPIO.Bit2 (R) Serial Data
GPIO.Bit3 (W) Used for Rumble (not gyro related)
```

There should be at least <three sequential 32bit ARM opcodes executed in WS0 region> between the STRH opcodes which toggle the CLK signal. Wario uses WAITCNT=45B7h (SRAM=8clks, WS0/WS1/WS2=3,1clks, Prefetch=On, PHI=Off).

The data stream consists of: 4 dummy bits (usually zero), followed by 12 data bits, followed by endless unused bits (usually zero).

```
read gyro:
 mov r1,8000000h
                       ;-cartridge base address
                       ;\enable R/W access
 mov r0,01h
 strh r0,[r1,0c8h]
                       ;\init direction (gpio2=input, others=output)
 mov r0,0bh
 strh r0,[r1,0c6h]
 ldrh r2,[r1,0c4h]
                       ;-get current state (for keeping gpio3=rumble)
 orr r2,3
 strh r2,[r1,0c4h] ;gpio0=1
                               ; start ADC conversion
 bic r2.1
 strh r2, [r1,0c4h]; gpio0=0
 mov r0,00010000h; stop-bit
                                       ;\
 bic r2.2
 aalop:
 ldrh r3,[r1,0c4h] ;get gpio2=data
                                       : read 16 bits
 strh r2,[r1,0c4h];gpio1=0=clk=low
                                       ; (4 dummy bits, plus 12 data bits)
 movs r3,r3,lsr 3 ;qpio2 to cy=data
 adcs r0,r0,r0
                ;merge data, cy=done;
 orr r3,r2,2
                   ;set bit1 and delay ;
 strh r3,[r1,0c4h] ;qpio1=1=clk=hiqh
 bcc @@lop
 bic r0,0f000h
                                ;-strip upper 4 dummy bits (isolate 12bit adc)
 bx lr
Example values (may vary on different carts, battery charge, temperature, etc):
 354h rotated in anti-clockwise direction (shock-speed)
 64Dh rotated in anti-clockwise direction (normal fast)
```

```
6A3h rotated in anti-clockwise direction (slow)
6C0h no rotation (stopped)
6DAh rotation in clockwise direction (slow)
73Ah rotation in clockwise direction (normal fast)
9E3h rotation in clockwise direction (shock-speed)
```

For detection, values 000h and FFFh would indicate that there's no sensor.

The Z-axis always points into same direction; no matter of frontloading or backloading cartridge slots.

Thanks to Momo Vampire for contributing a Wario cartridge.

X/Y/Z-Axes

X-Axis and Y-Axis are meant to be following the screens X and Y coordinates, so the Z-Axis would point into the screens depth direction.

DSi Cameras

DSi consoles can mis-use the built-in cameras as Gyro sensor (as done by the System Flaw DSi game).

GBA Cart Rumble

Warioware Twisted (Rumble, plus Z-Axis Gyro Sensor)

Drill Dozer (Rumble only) <-- and ALSO supports Gameboy Player rumble?

GBA Rumble Carts are containing a small motor, which is causing some vibration when/while it is switched on (that, unlike DS Rumble, which must be repeatedly toggled on/off).

In Warioware Twisted, rumble is controlled via GPIO.Bit3 (Data 0=Low=Off, 1=High=On) (and Direction 1=Output), the other GPIO Bits are used for the gyro sensor.

GBA Cart I/O Port (GPIO)

Note: GPIO3 is connected to an external pulldown resistor (so the HighZ level gets dragged to Low=Off when direction is set to Input).

Unknown if Drill Dozer is controlled via GPIO.Bit3, too?

DS Rumble Pak

Additionally, there's a Rumble Pak for the NDS, which connects to the GBA slot, so it can be used also for GBA games (provided that the game doesn't require the GBA slot, eg. GBA multiboot games).

DS Cart Rumble Pak

Gamecube Rumble

Moreover, GBA games that are running on a Gameboy Player are having access to the Rumble function of Gamecube joypads.

Create PDF in your applications with the Pdfcrowd HTML to PDF API

GBA Cart e-Reader

GBA Cart e-Reader Overview

GBA Cart e-Reader I/O Ports

GBA Cart e-Reader Dotcode Format

GBA Cart e-Reader Data Format

GBA Cart e-Reader Program Code

GBA Cart e-Reader API Functions

GBA Cart e-Reader VPK Decompression

GBA Cart e-Reader Error Correction

GBA Cart e-Reader File Formats

1	ShortStrip	
L		L
0	Center	0
n	Region	n
g		g
	may contain	
S	pictures,	S
t	instructions	t
r	etc.	r
ĺί		i
p		р
	ShortStrip	

GBA Cart e-Reader Overview

The e-Reader is a large GBA cartridge (about as big as the GBA console), with built-in dotcode scanning hardware. Dotcodes are tiny strips of black and white pixels printed on the edges of cardboard cards. The cards have to be pulled through a slot on the e-Reader, which is giving it a feeling like using a magnet card reader. The binary data on the dotcodes contains small games, either in native GBA code (ARM/THUMB), or in software emulated 8bit Z80 or NES/Famicom (6502) code.

The e-Reader Hardware

The hardware consists of regular 8MByte ROM and 128KByte FLASH chips, two link ports, a custom PGA chip, the camera module (with two red LEDs, used as light source), and some analogue components for generating the LED voltages, etc. The camera supports 402x302 pixels with 7bit monochrome color depth, but the PGA clips it to max 320 pixels per scanline with 1bit color depth.

Link Port Plug/Socket

The e-Reader's two link ports are simply interconnected with each other; without connection to the rest of the e-Reader hardware. These ports are used only on the original GBA (where the large e-Reader cartridge would be covering the GBA's link socket). When trying to insert the e-Reader into an original NDS (or GBA-Micro), then the e-Reader's link plug will hit against the case of the NDS, so it works only with some minor modification to the hardware. There's no such problem with GBA-SP and NDS-Lite.

Region/Version

There are 3 different e-Reader's: Japanese/Original, Japanese/Plus, and Non-Japanese. The Original version has only 64K FLASH, no Link Port, and reportedly supports only Z80 code, but no NES/GBA code. The Plus and Non-Japanese versions should be almost identical, except that they reject cards from the wrong region, and that the title strings aren't ASCII in Japan, the Plus version should be backwards compatible to the Original one.

The Problem

Nintendo's current programmers are definetly unable to squeeze a Pac-Man style game into less than 4MBytes. Their solution has been: MORE memory. That is, they've put a whopping 8MByte BIOS ROM into the e-Reader, which contains the User Interface, and software emulation for running some of their 20 years old 8bit NES and Game&Watch titles, which do fit on a few dotcode strips.

GBA Cart e-Reader I/O Ports

DF80000h Useless Register (R/W)

- Output to PGA.Pin93 (which seems to be not connected to anything)
- 1-3 Unknown, read/write-able (not used by e-Reader BIOS)
- 4-15 Always zero (0)

DFA0000h Reset Register (R/W)

0 Always zero (0)
1 Reset Something? (0=Normal, 1=Reset)
2 Unknown, always set (1)
3 Unknown, read/write-able (not used by e-Reader BIOS)
4-7 Always zero (0)
8 Unknown, read/write-able (not used by e-Reader BIOS)
9-15 Always zero (0)

DFC0000h..DFC0027h Scanline Data (R)

Scanline data (40 bytes, for 320 pixels, 1bit per pixel, 0=black, 1=white).

The first (leftmost) pixel is located in the LSB of the LAST byte.

Port E00FFB1h.Bit1 (and [4000202h].Bit13) indicates when a new scanline is present, the data should be then transferred to RAM via DMA3 (SAD=DFC0000h, DAD=buf+y*28h, CNT=80000014h; a slower non-DMA transfer method would result in missed scanlines). After the DMA, software must reset E00FFB1h.Bit1.

Note: The scanning resolution is 1000 DPI.

DFC0028h+(0..2Fh*2) Brightest Pixels of 8x6 Blocks (R)

- 0-6 Max Brightness (00h..7Fh; 00h=All black, 7Fh=One or more white)
- 7-15 Always zero

Can be used to adjust the Port E00FF80h..E00FFAFh settings.

DFC0088h Darkest Pixel of whole Image (R)

- 0-7 Max Darkness (00h..7Fh; 00h=0ne or more black, 7Fh=All white)
- 8-15 Always zero

Can be used to adjust the Port E00FF80h..E00FFAFh settings.

E00FF80h..E00FFAFh Intensity Boundaries for 8x6 Blocks (R/W)

The 320x246 pixel camera input is split into 8x6 blocks (40x41 pixels each), with Block00h=Upper-right, Block07h=Upper-left, ..., Block27h=Lower-left. The boundary values for the separate blocks are used for 128-grayscale to 2-color conversion, probably done like "IF Pixel>Boundary THEN white ELSE black".

- 0-6 Block Intensity Boundaries (0..7Fh; 7Fh=Whole block gets black)
- 7 Always zero

The default boundary values are stored in FLASH memory, the values are typically ranging from 28h (outer edges) to 34h (center image), that in respect to the light source (the two LEDs are emitting more light to the center region).

E00FFB0h Control Register 0 (R/W)

0	Serial Data	(Low/High)
1	Serial Clock	(Low/High)
2	Serial Direction	(0=Input, 1=Output)
3	Led/Irq Enable	(0=Off, 1=On; Enable LED and Gamepak IRQ)
4	Start Scan	(0=Off, 1=Start) (0-to-1> Resync line 0)
5	Phi 16MHz Output	(0=Off, 1=On; Enable Clock for Camera, and for LED)
6	Power 3V Enable	(0=Off, 1=On; Enable 3V Supply for Camera)
7	Not used	(always 0) (sometimes 1) (Read only)

E00FFB1h Control Register 1 (R/W)

```
0 Not used (always 0)
1 Scanline Flag (1=Scanline Received, 0=Acknowledge)
2-3 Not used (always 0)
4 Strange Bit (0=Normal, 1=Force Resync/Line0 on certain interval?)
```

```
5 LED Anode Voltage (0=3.0V, 1=5.1V; requires E00FFB0h.Bit3+5 to be set)
6 Not used (always 0)
```

Input from PGA.Pin22, always high (not used by e-Reader) (Read Only)

Bit1 can be SET by hardware only, software can only RESET that bit, the Gamepak IRQ flag (Port 4000202h.Bit13) becomes set on 0-to-1 transitions.

E00FFB2h Light Source LED Kathode Duration (LSB) (R/W) E00FFB3h Light Source LED Kathode Duration (MSB) (R/W)

Selects the LED Kathode=LOW Duration, aka the LED=ON Duration. That does act as pulse width modulated LED brightness selection (the camera seems to react slowly enough to view the light as being dimmed to medium, rather than seeing the actual light ON and OFF states). The PWM timer seems to be clocked at 8MHz. The hardware clips timer values 2000h..FFFFh to max 2000h (=1ms). Additionally, the e-Reader BIOS clips values to max 11B3h. Default setting is found in FLASH calibration data. A value of 0000h disables the LED.

Serial Port Registers (Camera Type 1) (DV488800) (calib data[3Ch]=1)

All 16bit values are ordered MSB,LSB. All registers are whole 8bit Read/Write-able, except 00h,57h-5Ah (read only), and 53h-55h (2bit only).

```
Port
         Expl.
                              (e-Reader Setting)
         Maybe Chip ID (12h) (not used by e-Reader BIOS) (Read Only)
00h
                                       ;-Bit0: 1=auto-repeat scanning?
01h
                              (05h)
02h
                              (0Eh)
10h-11h Vertical Scroll
                              (calib data[30h]+7)
12h-13h Horizontal Scroll
                              (0030h)
                              (00F6h=246)
14h-15h Vertical Size
16h-17h Horizontal Size
                              (0140h=320)
20h-21h H-Blank Duration
                              (00C4h)
                                      ;-Upper-Blanking in dot-clock units?
22h-23h
                              (0400h)
25h
                              (var)
                                       ;-bit1: 0=enable [57h..5Ah] ?
26h
                              (var)
                                       ;\maybe a 16bit value
27h
                              (var)
                                       ;/
28h
                              (00h)
         Brightness/contrast (calib data[31h]+/-nn)
30h
                              (014h, \overline{0}14h, 014h)
31h-33h
34h
         Brightness/contrast (02h)
50h-52h 8bit Read/Write
                              (not used by e-Reader BIOS)
                             (not used by e-Reader BIOS)
53h-55h 2bit Read/Write
                             (not used by e-Reader BIOS)
56h
         8bit Read/Write
57h-58h 16bit value, used to autodetect/adjust register[30h] (Read Only)
59h-5Ah 16bit value, used to autodetect/adjust register[30h] (Read Only)
80h-FFh Mirrors of 00h..7Fh (not used by e-Reader BIOS)
```

All other ports are unused, writes to those ports are ignored, and reads are returning data mirrored from other ports; that is typically data from 2 or more ports, ORed together.

Serial Port Registers (Camera Type 2) (calib data[3Ch]=2)

All 16bit values are using more conventional LSB,MSB ordering, and port numbers are arranged in a more reasonable way. The e-Reader BIOS doesn't support (or doesn't require) brightness adjustment for this camera module.

```
Port
         Expl.
                           (e-Reader Setting)
00h
                            (22h)
01h
                            (50h)
                           (calib data[30h]+28h)
02h-03h Vertical Scroll
04h-05h Horizontal Scroll (001Eh)
06h-07h Vertical Size
                            (00F6h)
                                       :=246
08h-09h Horizontal Size
                            (0140h)
                                       :=320
                            (not used by e-Reader BIOS)
0Ah-0Ch
                            (01h)
0Dh
0Eh-0Fh
                            (01EAh)
                                       :=245*2
10h-11h
                            (00F5h)
                                       :=245
                                       ;maybe min/max values?
12h-13h
                            (20h, F0h)
14h - 15h
                            (31h,C0h)
                                       :maybe min/max values?
16h
                            (00h)
                            (77h,77h)
17h-18h
                            (30h,30h,30h,30h)
19h-1Ch
1Dh-20h
                            (80h,80h,80h,80h)
                           (not used by e-Reader BIOS)
21h-FFh
```

This appears to be a Micron (aka Aptina) camera (resembling the DSi cameras).

My own e-Reader uses a Type 1 camera module. Not sure if Nintendo has ever manufactured any e-Readers with Type 2 cameras?

Calibration Data in FLASH Memory (Bank 0, Sector 0Dh)

```
E00D000 14h ID String ('Card-E Reader 2001',0,0)
               Sector Checksum (NOT(x+x/10000h); x=sum of all other halfwords)
  E00D014 2
Begin of actual data (40h bytes)
  E00D016 8x6 [00h] Intensity Boundaries for 8x6 blocks ;see E00FF80h..AFh
               [30h] Vertical scroll (0..36h) ;see type1.reg10h/type2.reg02h
  E00D046 1
  E00D047 1
               [31h] Brightness or contrast ;see type1.reg30h
               [32h] LED Duration
                                               :see E00FFB2h..B3h
  E00D048 2
  E00D04A 2
               [34h] Not used?
                                 (0000h)
               [36h] Signed value, related to adjusting the 8x6 blocks
  E00D04C 2
                                (00000077h)
  E00D04E 4
               [38h] Not used?
               [3Ch] Camera Type (0=none,1=DV488800,2=Whatever?)
  E00D052 4
Remaining bytes in this Sector...
```

Flowchart for Overall Camera Access

```
ereader_scan_camera:
  call ereader_power_on
  call ereader_initialize
  for z=1 to number_of_frames
```

E00D056 FAAh Not used (zerofilled) (included in above checksum)

```
for y=0 to 245
  Wait until E00FFB1h.Bit1 gets set by hardware (can be handled by IRO)
  Copy 14h halfwords from DFC0000h to buf+y*28h via DMA3
  Reset E00FFB1h.Bit1 by software
 next v
 ;(could now check DFC0028h..DFC0086h/DFC0088h for adjusting E00FF00h..2Fh)
 (could now show image on screen, that may require to stop/pause scanning)
 next z
call ereader power off
 Ret
ereader power on:
 [4000204h]=5803h
                    ;Init waitstates, and enable Phi 16MHz
 [DFA0000h].Bit1=1
 Wait(10ms)
 [E00FFB0h]=40h
                    :Enable Power3V and reset other bits
 [DFA0000h].Bit1=0
 [E00FFB1h]=20h
                    :Enable Power5V and reset other bits
Wait(40ms)
 [E00FFB1h].Bit4=0 ;...should be already 0 ?
[E00FFB0h]=40h+27h; Phi16MHz=On, SioDtaClkDir=HighHighOut
 Ret
ereader power off:
 [E00FFB0h]=04h
                   ;Power3V=Off, Disable Everything, SioDtaClkDir=LowLowOut
 [DFA0000h].Bit1=0 ;...should be already 0
 [E00FFB1h].Bit5=0 ;Power5V=0ff
Ret
ereader initialize:
IF calib data[3Ch] AND 03h = 1 THEN init camera type1
[E00FFB0h].Bit4=1 :ScanStart
IF calib data[3Ch] AND 03h = 2 THEN init camera type2
Copy calib data[00h..2Fh] to [E00FF80h+00h..2Fh] ;Intensity Boundaries
Copy calib data[32h..33h] to [E00FFB2h+00h..01h] ;LED Duration LSB,MSB
[E00FFB0h].Bit3=1
                                                   :LedIraOn
Ret
init camera type1:
x=MIN(0,calib data[31h]-0Bh)
Set Sio Registers (as shown for Camera Type 1, except below values...)
Set Sio Registers [30h]=x [25h]=04h, [26h]=58h, [27h]=6Ch
;(could now detect/adjust <x> based on Sio Registers [57h..5Ah])
Set Sio Registers [30h]=x [25h]=06h, [26h]=E8h, [27h]=6Ch
Ret
init camera type2:
Wait(0.5ms)
 Set Sio Registers (as shown for Camera Type 2)
```

Accessing Serial Registers via E00FFB0h

Flowchart for accessing Serial Registers via E00FFB0h (looks like I2C bus)

```
Delav:
Wait circa 2.5us, Ret
SioBeain:
 SioDta=1, SioDir=Out, SioClk=1, Delay, SioDta=0, Delay, SioClk=0, Ret
SioEnd:
SioDta=0, SioDir=Out, Delay, SioClk=1, Delay, SioDta=1, Ret
SioRead1bit: :out: databit
 SioDir=In, Delay, SioClk=1, Delay, databit=SioDta, SioClk=0, Ret
SioWritelbit: ;in: databit
 SioDta=databit, SioDir=Out, Delay, SioClk=1, Delay, SioClk=0, Ret
SioReadByte: ;in: endflag - out: data
for i=7 to 0, data.bit<i>=SioRead1bit, next i, SioWrite1bit(endflag), Ret
SioWriteByte: ;in: data - out: errorflag
for i=7 to 0, Delay(huh/why?), SioWritelbit(data.bit<i>), next i
 errorflag=SioRead1bit, SioDir=Out(huh/why?), Ret
SioWriteRegisters: ;in: index, len, buffer
 SioBegin
SioWriteByte(22h) ;command (set_index) (and write_data)
SioWriteByte(index) :index
 SioWriteByte(index)
 for i=0 to len-1
 SioWriteByte(buffer[i]) ;write data (and auto-increment index)
 next
 SioEnd
 ret
SioReadRegisters: ;in: index, len - out: buffer
 SioBegin
 SioWriteBvte(22h)
                         ;command (set index) (without any write data here)
 SioWriteByte(index)
                         :index
 SioBegin
                          ;command (read data) (using above index)
 SioWriteByte(23h)
 for i=0 to len-1
 if i=len-1 then endflag=1 else endflag=0
 buffer[i]=SioReadByte(endflag) ;read data (and auto-increment index)
 next
```

SioEnd Ret

Caution: Accessing the SIO registers appears highly unstable, and seems to require error handling with retries. Not sure what is causing that problem, possibly the registers cannot be accessed during camera-data-scans...?

WAITCNT

The e-Reader BIOS uses WAITCNT [4000204h]=5803h when accessing the PGA, that is, gamepak 16.78MHz phi output (bit11-12=3), 8 waits for SRAM region (bit0-1=3), gamepak prefetch enabled (bit14=1), also sets WS0 to 4,2 waits (bit2-4=0), and sets WS2 to odd 4,8 waits (bit8-10=0). The WS2 (probably WS0 too) settings are nonsense, and should work with faster timings (the e-Reader can be accessed in NDS mode, which doesn't support that slow timings).

e-Reader Memory and I/O Map (with all used/unused/mirrored regions)

```
C000000h-C7FFFFh ROM (8MB)
C800000h-DF7FFFFh Open Bus
DF80000h-DF80001h Useless Register (R/W)
DF80002h-DF9FFFFh Mirrors of DF80000h-DF80001h
DFA0000h-DFA0001h Reset Register (R/W)
DFA0002h-DFBFFFFh Mirrors of DFA0000h-DFA0001h
DFC0000h-DFC0027h Scanline Data (320 Pixels) (R)
DFC0028h-DFC0087h Brightest Pixels of 8x6 Blocks (R)
DFC0088h
                  Darkest Pixel of whole Image (R)
DFC0089h-DFC00FFh Always zero
DFC0100h-DFDFFFFh Mirrors of DFC0000h-DFC00FFh
DFE0000h-DFFFFFFh Open Bus
E000000h-E00CFFFh FLASH Bank 0 - Data
E00D000h-E00DFFFh FLASH Bank 0 - Calibration Data
E00E000h-E00EFFFh FLASH Bank 0 - Copy of Calibration Data
E00F000h-E00FF7Fh FLASH Bank 0 - Unused region
E000000h-E00EFFFh FLASH Bank 1 - Data
E00F000h-E00FF7Fh FLASH Bank 1 - Unused region
E00FF80h-E00FFAFh Intensity Boundaries for 8x6 Blocks (R/W)
                  Control Register 0 (R/W)
E00FFB0h
                  Control Register 1 (R/W)
E00FFB1h
E00FFB2h-E00FFB3h LED Duration (16bit) (R/W)
E00FFB4h-E00FFBFh Always zero
E00FFC0h-E00FFFFh Mirror of E00FF80h-E00FFBFh
```

Mind that WS2 should be accessed by LDRH/STRH, and SRAM region by LDRB/STRB.

Additionally about 32 serial bus registers are contained in the camera module.

Camera Module Notes

The Type 1 initial setting on power-on is 402x302 pixels, the e-Reader uses only 320x246 pixels. The full vertical resolution could be probably used without problems. Port DFC0000h-DFC0027h are restricted to 320 pixels, so larger horizontal resolutions could be probably obtained only by changing the horizontal scroll offset on each 2nd scan.

The camera output is 128 grayscales (via parallel 7bit databus), but the PGA converts it to 2 colors (1bit depth). For still images, it might be possible to get 4 grayshades via 3 scans with different block intensity boundary settings.

No idea if the camera supports serial commands other than 22h and 23h. Namely, it <would> be a quite obvious and basic feature to allow to receive the bitmap via the 2-wire serial bus (alternately to the 7bit databus), if supported, it'd allow to get 7bit images, bypassing 1bit PGA conversion.

When used as actual camera (by cutting an opening in the case), the main problem is the 1bit color depth, which allows only black and white schemes, when/if solving that problem, focusing might be also a problem.

Either the camera or the PGA seem to have a problem on white-to-black transitions in vertical direction, the upper some black pixels are sorts of getting striped or dithered. For example, scanning the large sync marks appears as:

Actual Shape	Scanned Shape
XXXXX	ХХ
XXXXXX	X X X
XXXXXXXX	X X X XX
XXXXXXXX	X X X XX
XXXXXX	XXXXXX
XXXXX	XXXXX

That appears only on large black shapes (the smaller data dots look better). Probably the image is scanned from bottom upwards (and the camera senses only the initial transition at the bottom, and then looses track of what it is doing).


GBA Cart e-Reader Dotcode Format

Resolution is 342.39 DPI (almost 10 blocks per inch).

Resolution is 134.8 dots/cm (almost 4 blocks per centimeter).

The width and height of each block, and the spacing to the bottom edge of the card is ca. 1/10 inch, or ca. 4 millimeters.

XXX	BLOCK 1	XXX	BLOCK 2	XXX
XXXXX		XXXXX		XXXXX
XXXXX	X X X X X X X X X X X X X	XXXXX	X X X X X X X X X X X X	XXXXX
XXXXX		XXXXX		XXXXX
XXX	ННИННИННИННИННИННИН		ІННИННИННИННИННИНН	XXX
_	3 short lines			_
			\dots X = Sync Marks \dots	
Α	. (each 34 data dots)	A	H = Block Header	A
			= Data Bits	
Α		A	A = Address Bits	A
	3 short lines			
	(each 26 data dots)			



Address Columns

Each Column consists of 26 dots. From top to bottom: 1 black dot, 8 blank dots, 16 address dots (MSB topmost), and 1 blank dot. The 16bit address values can be calculated as:

```
addr[0] = 03FFh
for i = 1 to 53
    addr[i] = addr[i-1] xor ((i and (-i)) * 769h)
    if (i and 07h)=0 then addr[i] = addr[i] xor (769h)
    if (i and 0Fh)=0 then addr[i] = addr[i] xor (769h*2)
    if (i and 1Fh)=0 then addr[i] = addr[i] xor (769h*4) xor (769h)
    next i
Short strips use addr[1..19], long strips use addr[25..53], left to right.
```

Block Header

The 18h-byte Block Header is taken from the 1st two bytes (20 dots) of the 1st 0Ch blocks (and is then repeated in the 1st two bytes of further blocks).

```
00h
         Unknown
                               (00h)
01h
         Dotcode type
                              (02h=Short, 03h=Long)
02h
         Unknown
                               (00h)
03h
         Address of 1st Block (01h=Short, 19h=Long)
         Total Fragment Size (40h);64 bytes per fragment, of which,
04h
                                     :48 bytes are actual data, the remaining
05h
         Error-Info Size
                              (10h) ;16 bytes are error-info
06h
         Unknown
                              (00h)
         Interleave Value
                              (1Ch=Short, 2Ch=Long)
07h
08h..17h 16 bytes Reed-solomon error correction info for Block Header
```

Data 4-Bit to 5-bit Conversion

In the Block Header (HHHHH), and Data Region (.....), each 4bit are expanded to 5bit, so one byte occupies 10 dots, and each block (1040 data dots) contains 104 bytes.

```
4bit 00h 01h 02h 03h 04h 05h 06h 07h 08h 09h 0Ah 0Bh 0Ch 0Dh 0Eh 0Fh 5bit 00h 01h 02h 12h 04h 05h 06h 16h 08h 09h 0Ah 14h 0Ch 0Dh 11h 10h
```

That formatting ensures that there are no more than two continous black dots (in horizontal direction), neither inside of a 5bit value, nor between two 5bit values, however, the address bars are violating that rule, and up to 5 continous black dots can appear at the (..A..) block boundaries.

Data Order

Data starts with the upper bit of the 5bit value for the upper 4bit of the first byte, which is located at the leftmost dot of the upper line of the leftmost block, it does then extend towards rightmost dot of that block, and does then continue in the next line, until reaching the bottom of the block, and does then continue in the next block. The 1st two bytes of each block contain a portion of the Block Header, the remaining 102 bytes in each block contain data.

Data Size

A long strip consists of 28 blocks (28*104 = 2912 bytes), a short strip of 18 blocks (18*104 = 1872 bytes). Of which, less than 75% can be actually used for program code, the remaining data contains error correction info, and various headers. See Data Format for more info.

Interleaved Fragments

The Interleave Value (I) specifies the number of fragments, and does also specify the step to the next byte inside of a fragment; except that, at the block boundaries (every 104 bytes), the step is 2 bigger (for skipping the next two Block Header bytes).

```
RAW Offset Content
000h..001h 1st 2 bytes of RAW Header
002h 1st byte of 1st fragment
003h 1st byte of 2nd fragment
...
002h+I-1 1st byte of last fragment
002h+I 2nd byte of 1st fragment
003h+I 2nd byte of 2nd fragment
...
002h+I*2-1 2nd byte of last fragment
```

Each fragment consists of 48 actual data bytes, followed by 16 error correction bytes, followed by 0..2 unused bytes (since I*40h doesn't exactly match num blocks*102).

GBA Cart e-Reader Data Format

Data Strip Format

The size of the data region is I*48 bytes (I=Interleave Value, see Dotcode Format), the first 48-byte fragment contains the Data Header, the remaining (I-1) fragments are Data Fragments (which contain title(s), and VPK compressed program code).

First Strip

```
Data Header (48 bytes)
Main-Title (17 bytes, or 33 bytes)
Sub-Title(s) (3+18 bytes, or 33 bytes) (for each strip) (optional)
VPK Size (2 byte value, total length of VPK Data in ALL strips)
NULL Value (4 bytes, contained ONLY in 1st strip of GBA strips)
VPK Data (length as defined in VPK Size entry, see above)
```

```
Further Strip(s)
 Data Header (48 bytes)
             (17 bytes, or 33 bytes)
 Main-Title
 Sub-Title(s) (3+18 bytes, or 33 bytes) (for each strip) (optional)
               (continued from previous strip)
 VPK Data
Data Header (30h bytes) (1st fragment)
 00h-01h Fixed
                         (00h,30h)
 02h
           Fixed
                         (01h)
                                    :01h="Do not calculate Global Checksum" ?
 03h
           Primary Type (see below)
 04h-05h Fixed
                         (00h.01h) (don't care)
                         (0510h=Short, 0810h=Long Strip) ((I-1)*30h) (MSB,LSB)
 06h-07h Strip Size
 08h-0Bh Fixed
                         (00h,00h,10h,12h)
 OCh-ODh Region/Type
                         (see below)
                         (02h=Short Strip, 01h=Long Strip) (don't care)
 0Fh
           Strip Type
           Fixed
                         (00h) (don't care)
 0Fh
 10h-11h Unknown
                         (whatever) (don't care)
                                   ;10h="Do calculate Data Checksum" ?
 12h
           Fixed
                         (10h)
 13h-14h Data Checksum (see below) (MSB,LSB)
                         (19h,00h,00h,00h,08h)
 15h-19h Fixed
 1Ah-21h ID String
                         ('NINTENDO')
 22h-25h Fixed
                         (00h, 22h, 00h, 09h)
 26h-29h Size Info
                         (see below)
 2Ah-2Dh Flags
                         (see below)
           Header Checksum (entries [OCh-ODh, 10h-11h, 26h-2Dh] XORed together)
 2Eh
 2Fh
           Global Checksum (see below)
Primary Type [03h] is 8bit,
         Card Type (upper bit) (see below)
         Unknown (usually opposite of Bit0) (don't care)
 1
         Unknown (usually zero)
 2-7
Region/Type [0Ch..0Dh] is 16bit,
         Unknown (don't care)
 0-3
        Card Type (lower bits) (see below)
 4-7
         Region/Version (0=Japan/Original, 1=Non-japan, 2=Japan/Plus)
 8-11
 12-15 Unknown (don't care)
Size Info [26h-29h] is 32bit,
 0
         Unknown
                            (don't care)
                            (01h..Number of strips)
 1-4
         Strip Number
                            (01h..0Ch) (01h..08h for Japan/Original version)
 5-8
         Number of Strips
        Size of all Strips (excluding Headers and Main/Sub-Titles)
 9-23
         (same as "VPK Size", but also including the 2-byte "VPK Size" value,
```

```
plus the 4-byte NULL value; if it is present)
24-31 Fixed (02h) (don't care)
Flags [2Ah-2Dh] is 32bit,
0 Permission to save (0=Start Immediately, 1=Prompt for FLASH Saving)
1 Sub-Title Flag (0=Yes, 1=None) (Japan/Original: always 0=Yes)
2 Application Type (0=GBA/Z80, 1=NES) (Japan/Original: always 0=Z80)
3-31 Zero (0) (don't care)
```

Data Checksum [13h-14h] is the complement (NOT) of the sum of all halfwords in all Data Fragments, however, it's all done in reversed byte order: checksum is calculated with halfwords that are read in MSB,LSB order, and the resulting checksum is stored in MSB,LSB order in the Header Fragment.

Global Checksum [2Fh] is the complement (NOT) of the sum of the first 2Fh bytes in the Data Header plus the sum of all Data Fragment checksums; the Data Fragment checksums are all 30h bytes in a fragment XORed with each other.

Titles (3+N bytes, or N bytes)

Titles can be 33 bytes for both Main and Sub (Format 0Eh), or Main=17 bytes and Sub=3+18 bytes (Formats 02h..05h). In the 3+N bytes form, the first 3 bytes (24bit) are are used to display "stats" information in form of "HP: h1 ID: i1-i2-i3", defined as:

```
Bit Expl.
0-3 h1, values 1..15 shown as "10..150", value 0 is not displayed
4-6 i3, values 0..7 shown as "A..G,#"
7-13 i2, values 0..98 shown as "01..99" values 99..127 as "A0..C8"
14-18 i1, values 0..31 shown as "A..Z,-,_,{HP},.,{ID?},:"
19-22 Unknown
Disable stats (0=Show as "HP: h1 ID: i1-i2-i3", 1=Don't show it)
```

The N bytes portion contains the actual title, which must be terminated by 00h (so the max length is N-1 characters, if it is shorter than N-1, then the unused bytes are padded by further 00h's). The character set is normal ASCII for non-Japan (see Region/Version entry in header), and 2-byte SHIFT-JIS for Japanese long-titles (=max 16 2-byte chars) with values as so:

```
00h
               --> end-byte
               --> SPC
  81h,40h
  81h,43h..97h --> punctuation marks
  82h,4Fh..58h --> "0..9"
  82h.60h..79h --> "A..Z"
  82h.81h..9Ah --> "a..z"
And 1-byte chars for Japanese short-titles,
  00
         = end-byte
  01
         = spc
  02..0B = 0..9
  0C..AF = japanese
  B0..B4 = dash, male, female, comma, round-dot
  B5..C0 = ! \% -?/+-:.'
  C1..DA = A..Z
  DB..DF = unused (blank)
  E0..E5 = japanese
```

```
E6..FF = a..z
N/A = \#$()*;<=>@[\]^_`{|}
```

Additionally to the Main-Title, optional Sub-Titles for each strip can be included (see Sub-Title Flag in header). If enabled, then ALL strip titles are included in each strip (allowing to show a preview of which strips have/haven't been scanned yet).

The e-Reader can display maximum of 8 sub-titles, if the data consists of more than 8 strips, then sub-titles aren't displayed (so it'd be waste of space to include them in the dotcodes).

The Main Title gets clipped to 128 pixels width (that are, circa 22 characters), and, the e-Reader BIOS acts confused on multi-strip games with Main Titles longer than 26 characters (so the full 33 bytes may be used only in Japan; with 16bit charset).

If the title is empty (00h-filled), and there is only one card in the application, then the application is started immediately. That, without allowing the user to save it in FLASH memory.

Caution: Although shorter Titles do save memory, they do act unpleasant: the text "(C) P-Letter" will be displayed at the bottom of the loading screen. On Japanese/Original, 8bit sub-titles can be up to 18 characters (without any end-byte) (or less when stats are enabled, due to limited screen width).

Card Types (Primary Type.Bit0 and Region/Type.Bit12-15)

```
00h..01h Blank Screen (?)
02h..03h Dotcode Application with 17byte-title, with stats, load music A
04h..05h Dotcode Application with 17byte-title, with stats, load music B
06h..07h P-Letter Attacks
08h..09h Construction Escape
0Ah..0Bh Construction Action
0Ch..0Dh Construction Melody Box
0Eh Dotcode Application with 33byte-title, without stats, load music A
0Fh Game specific cards
10h..1Dh P-Letter Viewer
1Eh..1Fh Same as 0Eh and 0Fh (see above)
```

The 'Application' types are meant to be executable GBA/Z80/NES programs.

GBA Cart e-Reader Program Code

The GBA/Z80/NES program code is stored in the VPK compressed area.

NES-type is indicated by header [2Ah].Bit2, GBA-type is indicated by the NULL value inserted between VPK Size and VPK Data, otherwise Z80-type is used.

GBA Format

```
Load Address and Entrypoint are at 2000000h (in ARM state). The 32bit word at 2000008h is eventually destroyed by the e-Reader. Namely, IF e-Reader is Non-Japanese, AND [2000008h] is outside of range of 2000000h..20000E3h, AND only if booted from camera (not when booted from FLASH?), THEN [2000008h]-[2000008h]-0001610Ch ELSE [2000008h] kept intact Existing multiboot-able GBA binaries can be converted to e-Reader format by.
```

```
Store "B 20000C0h" at 2000000h ;redirect to RAM-entrypoint Zerofill 2000004h..20000BFh ;erase header (for better compression rate) Store 01h,01h at 20000C4h ;indicate RAM boot
```

The GBA code has full access to the GBA hardware, and may additionally use whatever API functions contained in the e-Reader BIOS. With the incoming LR register value, "mov r0,N, bx lr" returns to the e-Reader BIOS (with N being 0=Restart, or 2=To_Menu). No idea if it's necessary to preserve portions of RAM when returning to the e-Reader BIOS?

Caution: Unlike for normal GBA cartridges/multiboot files, the hardware is left uninitialized when booting dotcodes (among others: sound DMA is active, and brightness is set to zero), use "mov r0,0feh, swi 010000h" to get the normal settings.

NES Format

Emulates a NES (Nintendo Entertainment System) console (aka Family Computer).

The visible 240x224 pixel NES/NTSC screen resolution is resampled to 240x160 to match the smaller vertical resolution of the GBA hardware. So, writing e-Reader games in NES format will result in blurred screen output. The screen/sound/joypad is accessed via emulated NES I/O ports, program code is running on an emulated 6502 8bit CPU, for more info on the NES hardware, see no\$nes debugger specifications, or

http://problemkaputt.de/everynes.htm

The e-Reader's NES emulator supports only 16K PRG ROM, followed by 8K VROM. The emulation accuracy is very low, barely working with some of Nintendo's own NES titles; running the no\$nes diagnostics program on it has successfully failed on ALL hardware tests;-)

The load address for the 16K PRG-ROM is C000h, the 16bit NMI vector at [FFFAh] is encrypted like so:

```
for i=17h to 0
for j=07h to 0, nmi = nmi shr 1, if carry then nmi = nmi xor 8646h, next j
nmi = nmi xor (byte[dmca_data+i] shl 8)
next i
dmca_data: db 0,0,'DMCA NINTENDO E-READER'

The 16bit reset vector at [FFFCh] contains:
Bit0-14 Lower bits of Entrypoint (0..7FFFh = Address 8000h..FFFFh)
Bit15 Nametable Mode (0=Vertical Mirroring, 1=Horizontal Mirroring)
reportedly,
(NES limitations, 1 16K program rom + 1-2 8K CHR rom, mapper 0 and 1)
ines mapper 1 would be MMC1, rather than CNROM (ines mapper 3)?
but, there are more or less NONE games that have 16K PRG ROM + 16K VROM?
The L-P Dutten law combination allows to recent the NES hereover there games to be no year.
```

The L+R Button key-combination allows to reset the NES, however, there seems to be no way to return to the e-Reader BIOS.

Z80/8080 Format

The e-Reader doesn't support the following Z80 opcodes:

```
CB [Prefix]
                E0 RET P0
                            E2 JP P0,nn
                                         E4 CALL PO, nn
                                                          27 DAA
                                                                    76 HALT
ED [Prefix]
                E8 RET PE
                           EA JP PE, nn
                                          EC CALL PE, nn
                                                         D3 OUT (n),A
DD [IX Prefix] F3 DI
                            08 EX AF, AF'
                                          F4 CALL P,nn
                                                          DB IN A, (n)
                                                          xx RST 00h..38h
FD [IY Prefix] FB EI
                            D9 EXX
                                          FC CALL M, nn
```

That is leaving not more than six supported Z80 opcodes (DJNZ, JR, JR c/nc/z/nz), everything else are 8080 opcodes. Custom opcodes are: 76 WAIT A frames, D3 WAIT n frames, and C7/CF RST 0/8 used for API calls.

The load address and entrypoint are at 0100h in the emulated Z80 address space. The Z80 doesn't have direct access to the GBA hardware, instead video/sound/joypad are accessed via API functions, invoked via RST 0 and RST 8 opcodes, followed by an 8bit data byte, and with parameters in the Z80 CPU registers. For example, "ld a,02h, rst 8, db 00h" does return to the e-Reader BIOS.

The Z80/8080 emulation is incredibly inefficient, written in HLL code, developed by somebody whom knew nothing about emulation nor about ARM nor about Z80/8080 processors.

Running GBA-code on Japanese/Original e-Reader

Original e-Reader supports Z80 code only, but can be tweaked to run GBA-code: retrv: ld bc,data // ld hl,00c8h ;src/dst lop: ld a,[bc] // inc bc // ld e,a ;lsb ld a,[bc] // inc bc // ld d,a ;msb dw 0bcfh ;aka rst 8 // db 0bh ;[4000000h+hl]=de (DMA registers) inc hl // inc hl // ld a,l cp a, Odch // jr nz, lop mod1 equ \$+1 dw 37cfh ;aka rst 8 // db 37h ;bx 3E700F0h ; below executed only on jap/plus... on jap/plus, above 37cfh is hl=[400010Ch] ld a,3Ah // ld [mod1],a ;bx 3E700F0h (3Ah instead 37h) ld hl,1 // ld [mod2],hl // ld [mod3],hl ;base (0200010Ch instead 0201610Ch) ir retry data: mod2 equ \$+1 dd loader ;40000C8h dma2sad (loader) ;40000CCh dma2dad (mirrored 3E700F0h); relocate loader dd 030000F0h dd 8000000ah ;40000D0h dma2cnt (copy 0Ah x 16bit) ;/ mod3 eau \$+1 ;40000D4h dma3sad (main) ;\prepare main reloc dd main dd 02000000h :40000D8h dma3dad (2000000h) :/dma3cnt see loader ;alignment for 16bit-halfword .align 2 org \$+201600ch ;jap/plus: adjusted to org \$+200000ch loader: mov r0,80000000h ;(dma3cnt, copy 10000h x 16bit) mov r1.04000000h :i/o base strb r1,[r1,208h] ;ime=0 (better disable ime before moving ram) str r0,[r1,0DCh] ;dma3cnt (relocate to 2000000h) mov r15,2000000h ;start relocated code at 2000000h in ARM state main: ;...insert/append whatever ARM code here...

end

GBA Cart e-Reader API Functions

Z80 Interface (Special Opcodes)

For jap/ori, 9Fxxh isn't forwards compatible with jap/plus, so it'd be better to check joypad via IoRead.

GBA Interface

```
bx [30075FCh] ;ApiVector ;in: r0=func_no,r1,r2,r3,[sp+0],[sp+4],[sp+8]=params
bx lr ;Exit ;in: r0 (0=Restart, 2=To Menu)
```

Wait8bit/Wait16bit

The various Wait opcodes and functions are waiting as many frames as specified. Many API functions have no effect until the next Wait occurs.

Z80 RST0 xxh Functions / GBA Functions 02xxh

```
RSTO 00\overline{h} FadeIn, A speed, number of frames (0..x)
RST0 01h FadeOut
RSTO 02h BlinkWhite
RST0 03h (?)
RSTO 04h (?) blend func unk1
RST0 05h (?)
RST0 06h (?)
RST0 07h (?)
RST0 08h (?)
RST0 09h (?) 020264CC check
RST0_0Ah (?) _020264CC_free
RST0\overline{0}Bh N/A (\overline{b}x 0)
RSTO OCh N/A (bx 0)
RSTO ODh N/A (bx 0)
RSTO OEh N/A (bx 0)
RSTO OFh N/A (bx 0)
RSTO 10h LoadSystemBackground, A number of background (1..101), E bg# (0..3)
RSTO 11h SetBackgroundOffset, A=bg# (0..3), DE=X, BC=Y
RSTO 12h SetBackgroundAutoScroll
RSTO 13h SetBackgroundMirrorToggle
```

```
RST0 14h (?)
RST0 15h (?)
RSTO 16h (?) write_000000FF_to_02029494_
RST0 17h (?)
RST0 18h (?)
RSTO 19h SetBackgroundMode, A=mode (0..2)
RST0 1Ah (?)
RST0 1Bh (?)
RST0 1Ch (?)
RST0 1Dh (?)
RST0 1Eh (?)
RST0 1Fh (?)
RST0 20h LayerShow
RST0 21h LayerHide
RST0 22h (?)
RST0 23h (?)
RSTO 24h ... [20264DCh+A*20h+1Ah]=DE, [20264DCh+A*20h+1Ch]=BC
RST0 25h (?)
RST0 26h (?)
RST0 27h (?)
RST0 28h (?)
RST0 29h (?)
RST0 2Ah (?)
RST0 2Bh (?)
RST0 2Ch (?)
RSTO 2Dh LoadCustomBackground, A bg# (0..3), DE pointer to struct background,
         max. tile data size = 3000h bytes, max. map data size = \overline{1000}h bytes
RST0 2Eh GBA: N/A - Z80: (?)
RST0 2Fh (?)
RSTO 30h CreateSystemSprite, - - (what "- -" ???)
RSTO 31h SpriteFree, HL sprite handle
RSTO 32h SetSpritePos, HL=sprite handle, DE=X, BC=Y
RSTO 33h (?) sprite unk2
RSTO 34h SpriteFrameNext
RSTO 35h SpriteFramePrev
RSTO 36h SetSpriteFrame, HL=sprite handle, E=frame number (0..x)
RSTO 37h (?) sprite unk3
RSTO 38h (?) sprite unk4
RSTO 39h SetSpriteAutoMove, HL=sprite handle, DE=X, BC=Y
RSTO 3Ah (?) sprite unk5
RSTO 3Bh (?) sprite unk6
RSTO 3Ch SpriteAutoAnimate
RSTO 3Dh (?) sprite unk7
RSTO 3Eh SpriteAutoRotateUntilAngle
RSTO 3Fh SpriteAutoRotateByAngle
```

```
RSTO 40h SpriteAutoRotateByTime
RSTO 41h (?) sprite unk8
RSTO 42h SetSpriteAutoMoveHorizontal
RSTO 43h SetSpriteAutoMoveVertical
RSTO 44h (?) sprite unk9
RSTO 45h SpriteDrawOnBackground
RSTO 46h SpriteShow, HL=sprite handle
RSTO 47h SpriteHide, HL=sprite handle
RSTO 48h SpriteMirrorToggle
RSTO 49h (?) sprite unk10
RSTO 4Ah (?) sprite unk11
RSTO 4Bh (?) sprite unk12
RSTO 4Ch GetSpritePos
RSTO 4Dh CreateCustomSprite
RST0 4Eh (?)
RSTO 4Fh (?) sprite unk14
RSTO 50h (?) sprite unk15
RST0 51h (?) sprite unk16
RST0 52h (?) sprite unk17
RST0 53h (?) sprite unk18
RST0 54h (?)
RST0 55h (?) sprite unk20
RST0 56h (?)
RST0 57h SpriteMove
RSTO 58h (?) sprite unk22
RSTO 59h (?) sprite unk23
RSTO 5Ah (?) sprite unk24
RSTO 5Bh SpriteAutoScaleUntilSize, C=speed (higher value is slower),
         HL=sprite handle, DE=size (0100h = normal size,
         lower value = larger, higher value = smaller)
RST0 5Ch SpriteAutoScaleBySize
RSTO 5Dh SpriteAutoScaleWidthUntilSize
RSTO 5Eh SpriteAutoScaleHeightBySize
RST0 5Fh (?)
RST0 60h (?)
RST0 61h (?)
RST0 62h (?)
RST0 63h (?)
RST0 64h hl=[[2024D28h+a*4]+12h]
RSTO 65h (?) sprite unk25
RSTO 66h SetSpriteVisible, HL=sprite handle, E=(0=not visible, 1=visible)
RSTO_67h (?) sprite unk26
RSTO 68h (?) set sprite unk27
RSTO 69h (?) get sprite unk27
RST0 6Ah (?)
```

```
RST0 6Bh (?)
RST0 6Ch (?)
RST0 6Dh (?)
RSTO 6Eh hl=[hl+000Ah] ; r0=[r1+0Ah]
RST0 6Fh (?)
RST0 70h (?)
RST0 71h (?)
RST0 72h (?)
RST0 73h (?)
RST0 74h (?)
RST0 75h (?)
RST0 76h (?)
RST0 77h (?)
RST0 78h (?)
RST0 79h (?)
RST0 7Ah (?)
RST0 7Bh (?)
RST0 7Ch (?) 0202FD2C unk12
RSTO 7Dh Wait16bit ;HL=num frames (16bit variant of Wait8bit opcode/function)
RSTO 7Eh SetBackgroundPalette, HL=src addr, DE=offset, C=num colors (1..x)
RSTO 7Fh GetBackgroundPalette(a,b,c)
RSTO 80h SetSpritePalette, HL=src addr, DE=offset, C=num colors (1..x)
RSTO 81h GetSpritePalette(a,b,c)
RSTO 82h ClearPalette
RST0_83h (?) _0202FD2C_unk11
RST0<sup>84</sup>h (?)
RST0 85h (?)
RST0_86h (?)
RST0 87h (?) 0202FD2C unk8
RST0 88h (?) 0202FD2C unk7
RST0 89h (?)
RST0_8Ah (?) 0202FD2C unk6
RST0 8Bh (?) 0202FD2C unk5
RST0 8Ch GBA: N/A - Z80: (?)
RST0 8Dh GBA: N/A - Z80: (?)
RST0 8Eh (?)
RSTO 8Fh WindowHide
RSTO 90h CreateRegion, H=bg# (0..3), L=palbank# (0..15),
         D,E,B,C=x1,y1,cx,cy (in tiles), return: n/a (no$note: n/a ???)
RSTO 91h SetRegionColor
RSTO 92h ClearRegion
RSTO 93h SetPixel
RST0 94h GetPixel
RST0 95h DrawLine
RSTO_96h DrawRect
```

```
RST0_97h (?) 0202FD2C unk4
RSTO 98h SetTextColor, A=region handle, D=color foreground (0..15),
         E=color background (0..15)
RSTO 99h DrawText, A=region handle, BC=pointer to text, D=X, E=Y
         (non-japan uses ASCII text, but japanese e-reader's use STH ELSE?)
RSTO 9Ah SetTextSize
RSTO 9Bh (?) RegionUnk7
RST0 9Ch (?) 0202FD2C unk3
RST0 9Dh (?) 0202FD2C unk2
RST0 9Eh (?) 0202FD2C unk1
RST0 9Fh Z80: (?) - GBA: SetBackgroundModeRaw
RST0 A0h (?)
RST0 A1h (?)
RSTO A2h (?) RegionUnk6
RSTO A3h GBA: N/A - Z80: (?)
RSTO A4h GBA: N/A - Z80: (?)
RST0 A5h (?)
RST0 A6h (?)
RST0 A7h (?)
RST0_A8h (?)
RST0 A9h (?)
RSTO AAh (?)
RSTO ABh (?)
RSTO ACh (?)
RSTO ADh (?) RegionUnk5
RST0 AEh [202FD2Ch+122h]=A
RST0 AFh [202FD2Ch+123h]=A
RST0 B0h [202FD2Ch+124h]=A
RST0_B1h (?)
RST0 B2h (?)
RSTO B3h GBA: N/A - Z80: Sqrt ;hl=sqrt(hl)
RSTO B4h GBA: N/A - Z80: ArcTan ;hl=ArcTan2(hl,de)
RSTO B5h Sine
                                :hl=sin(a)*de
RSTO B6h Cosine
                               ;hl=cos(a)*de
RST0_B7h (?)
RST0 B8h (?)
RST0 B9h N/A (bx 0)
RSTO BAh N/A (bx 0)
RSTO BBh N/A (bx 0)
RSTO BCh N/A (bx 0)
RSTO BDh N/A (bx 0)
RSTO BEh N/A (bx 0)
RSTO BFh N/A (bx 0)
Below Non-Japan and Japan/Plus only (not Japan/Ori)
RSTO COh GetTextWidth(a,b)
```

```
RSTO C1h GetTextWidthEx(a,b,c)
RST0 C2h (?)
RST0 C3h Z80: N/A (bx 0) - GBA: (?)
RST0 C4h (?)
RST0 C5h (?)
RST0 C6h (?)
RST0 C7h (?)
RST0 C8h (?)
RST0 C9h (?)
RSTO CAh (?)
RSTO CBh (?)
RSTO CCh (?)
RSTO CDh N/A (bx lr)
RSTO CEh ; same as RSTO 3Bh, but with 16bit mask
RSTO CFh ; same as RSTO 3Eh, but with 16bit de
RSTO DOh ; same as RSTO 3Fh, but with 16bit de
RSTO D1h ; same as RSTO 5Bh, but with 16bit de
RSTO D2h ; same as RSTO 5Ch, but with 16bit de
RSTO D3h ; same as RSTO 5Dh, but with 16bit de
RSTO D4h ; same as RSTO 5Eh, but with 16bit de
RST0 D5h (?)
RST0 D6h (?)
RST0 D7h ; [202FD2Ch+125h]=A
RST0 D8h (?)
RST0 D9h (?)
RSTO DAh (?)
RST0 DBh ; A=[3003E51h]
RST0 DCh ; [3004658h]=01h
RSTO DDh DecompressVPKorNonVPK
RSTO DEh FlashWriteSectorSingle(a,b)
RSTO DFh FlashReadSectorSingle(a,b)
RSTO E0h SoftReset
                               ;[hl+0..BFh]=[8000000h..80000BFh]
RSTO E1h GetCartridgeHeader
RSTO E2h GBA: N/A - Z80: bx hl ;in: hl=addr, af,bc,de,sp=param, out: a
RSTO_E3h Z80: N/A (bx 0) - GBA: (?)
RST0 E4h (?)
RST0_E5h (?)
RST0_E6h (?)
RST0 E7h (?)
RST0 E8h (?)
RST0 E9h ; [2029498h]=0000h
RSTO EAh Z80: N/A (bx 0) - GBA: InitMemory(a)
RSTO EBh (?) BL irq sio dma3
RST0 ECh; hl = [3003E30h]*100h + [3003E34h]
RSTO EDh FlashWriteSectorMulti(a,b,c)
```

```
RSTO EEh FlashReadPart(a,b,c)
 RSTO EFh; A=((-([2029416h] xor 1)) OR (+([2029416h] xor 1))) SHR 31
 RSTO F0h (?) unk1
 RSTO F1h RandomInit
                          ;in: hl=random seed
 RST0 F2h
                                   (?)
 Below Japan/Plus only
 RST0 F3h (?)
 RST0 F4h (?)
 RST0 F5h (?)
 RST0 F6h (?)
 RST0 F7h GBA: N/A - Z80: (?)
 Below is undefined/garbage (values as so in Z80 mode)
 Jap/Ori: RSTO COh
                         N/A (bx 0)
 Jap/Ori: RSTO C1h..FFh Overlaps RST8 jump list
 Non-Jap: RSTO F3h..FFh Overlaps RST8 jump list
 Jap/Pls: RSTO F8h..FFh Overlaps RST8 jump list
Z80 RST8 xxh Functions / GBA Functions 01xxh
 RST8 00h GBA: N/A - Z80: Exit
                                      ;[00C0h]=a ;(1=restart, 2=exit)
 RST8 01h GBA: N/A - Z80: Mul8bit
                                      ;hl=a*e
 RST8 02h GBA: N/A - Z80: Mul16bit
                                      ;hl=hl*de, s32[00D0h]=hl*de
 RST8 03h Div
                                      ;hl=hl/de
 RST8 04h DivRem
                                      ;hl=hl mod de
 RST8 05h PlaySystemSound
                                      ;in: hl=sound number
 RST8 06h (?) sound unk1
 RST8 07h Random8bit
                                      ;a=random(0..FFh)
 RST8 08h SetSoundVolume
 RST8 09h BcdTime
                                      ;[de+0..5]=hhmmss(hl*bc)
 RST8 OAh BcdNumber
                                      ; [de+0..4]=BCD(hl), [de+5]=00h
 RST8 0Bh IoWrite
                                      :[4000000h+hl]=de
 RST8 0Ch IoRead
                                      ;de=[4000000h+hl]
 RST8 0Dh GBA: N/A - Z80: (?)
 RST8 0Eh GBA: N/A - Z80: (?)
 RST8 0Fh GBA: N/A - Z80:
                            (?)
 RST8 10h GBA: N/A - Z80: (?)
 RST8 11h DivSigned
                                      ;hl=hl/de, signed
 RST8 12h RandomMax
                                      : a = random(0..a-1)
 RST8 13h SetSoundSpeed
 RST8 14h hl=[202FD20h]=[2024CACh]
 RST8 15h hl=[2024CACh]-[202FD20h]
 RST8 16h SoundPause
 RST8 17h SoundResume
 RST8 18h PlaySystemSoundEx
 RST8 19h IsSoundPlaying
```

```
RST8 1Ah (?)
RST8 1Bh (?)
RST8 1Ch (?)
RST8 1Dh GetExitCount
                                   ;a=[2032D34h]
RST8 1Eh Permille
                                   ;hl=de*1000/hl
RST8 1Fh GBA: N/A - Z80: ExitRestart; [2032D38h]=a, [00C0h]=0001h ;a=?
RST8 20h GBA: N/A - Z80: WaitJoypad ;wait until joypad<>0, set hl=joypad
RST8 21h GBA: N/A - Z80: (?)
RST8 22h (?) sound unk7
RST8 23h (?) sound unk8
RST8 24h (?) sound unk9
RST8 25h (?) sound unk10
RST8 26h Mosaic
                   ; bq<n>cnt.bit6=a.bit<n>, [400004Ch]=de
RST8 27h (?)
RST8 28h (?)
RST8 29h (?)
RST8 2Ah (?) get 8bit from 2030110h
RST8 2Bh (?)
RST8 2Ch (?) get 16bit from 2030112h ;jap/ori: hl=[20077B2h]
RST8 2Dh (?) get 16bit from 2030114h ;jap/ori: hl=[20077B4h]
RST8 2Eh (?)
RST8 2Fh PlayCustomSound(a,b)
Below not for Japanese/Original
(the renumbered functions can be theoretically used on japanese/original)
(but, doing so would blow forwards compatibility with japanese/plus)
RST8 30h (ori: none)
                         GBA: N/A - Z80: (?)
RST8 31h (ori: none)
                         PlayCustomSoundEx(a,b,c)
RST8 32h (ori: RST8 30h) BrightnessHalf ;[4000050h]=00FFh,[4000054h]=0008h
RST8 33h (ori: RST8 31h)
                         BrightnessNormal; [4000050h]=0000h
RST8 34h (ori: RST8 32h)
                         N/A (bx lr)
RST8 35h (ori: RST8 33h)
                          (?)
                         ResetTimer; [400010Ch]=00000000h, [400010Eh]=A+80h
RST8 36h (ori: RST8 34h)
RST8 37h (ori: RST8 35h)
                         GetTimer
                                    :hl=[400010Ch]
RST8 38h (ori: none)
                         GBA: N/A - Z80: (?)
Below is undefined/reserved/garbage (values as so in Z80 mode)
(can be used to tweak jap/ori to start GBA-code from inside of Z80-code)
(that, after relocating code to 3000xxxh via DMA via IoWrite function)
RST8 39h (ori: RST8 36h) bx 0140014h
RST8 3Ah (ori: RST8 37h) bx 3E700F0h
RST8 3Bh (ori: RST8 38h) bx 3E70000h+1
RST8 3Ch (ori: RST8 39h) bx 3E703E6h+1
RST8 3Dh (ori: RST8 3Ah) bx 3E703E6h+1
RST8 3Eh (ori: RST8 3Bh) bx 3E703E6h+1
RST8 3Fh (ori: RST8 3Ch)
                         bx 3E703E6h+1
40h-FFh (ori: 3Dh-FFh)
                         bx ...
```

GBA Functions 03xxh (none such in Z80 mode)

```
RSTX_00h Wait8bit ;for 16bit: RST0_7Dh
RSTX_01h GetKeyStateSticky()
RSTX_02h GetKeyStateRaw()
RSTX_03h (?)
RSTX_04h (?)
```

GBA Cart e-Reader VPK Decompression

```
vpk decompress(src,dest)
 collected32bit=80000000h ;initially empty (endflag in bit31)
 for i=0 to 3, id[i]=read bits(8), next i, if id[0..3]<>'vpk0' then error
 dest end=dest+read bits(32) :size of decompressed data (of all strips)
 method=read bits(8), if method>1 then error
 tree index=0, read huffman tree, disproot=tree index
 tree index=tree index+1, read huffman tree, lenroot=tree index
 ;above stuff is contained only in the first strip. below loop starts at
 ; current location in first strip, and does then continue in further strips.
 decompress loop:
 if read \overline{bits}(1)=0 then
                                           ;copy one uncompressed data byte,
    [dest]=read bits(8), dest=dest+1
                                           :does work without huffman trees
 else
   if disproot=-1 or lenroot=-1 then error ;compression does require trees
   disp=read tree(disproot)
   if method=1 ;disp*4 is good for 32bit ARM opcodes
     if disp>2 then disp=disp*4-8 else disp=disp+4*read tree(disproot)-7
   len=read tree(lenroot)
   if len=0 or disp<=0 or dest+len-1>dest end then error ;whoops
   for i=1 to len. [dest]=[dest-disp]. dest=dest+1. next i
 if dest<dest end then decompress loop
 ret
read bits(num)
 mov data=0
 for i=1 to num
   shl collected32bit,1 ;move next bit to carry, or set zeroflag if empty
   if zeroflag
      collected32bit=[src+0]*1000000h+[src+1]*10000h+[src+2]*100h+[src+3]
      src=src+4
                           ;read data in 32bit units, in reversed byte-order
     carryflag=1
                           :endbit
```

```
rcl collected32bit,1 ;move bit31 to carry (and endbit to bit0)
    rcl data.1
                           ;move carry to data
 next i
 ret(data)
read tree(root index)
 i=root index
 while node[i].right<>-1 ;loop until reaching data node
   if read bits(1)=1 then i=node[i].right else i=node[i].left
                           ;get number of bits
 i=node[i].left
 i=read bits(i)
                           :read that number of bits
 ret(i)
                           :return that value
load huffman tree
 stacktop=sp
 if read bits(1)=1 then tree index=-1, ret ;exit (empty)
 node[tree index].right=-1
                                             :indicate data node
 node[tree index].left=read bits(8)
                                             ;store data value
 if read \overline{\text{bits}}(1)=1 then ret
                                             ;exit (only 1 data node at root)
 push tree index
                                      ;save previous (child) node
 tree index=tree index+1
 imp data injump
 load loop:
 push tree index
                                      ;save previous (child) node
 tree index=tree index+1
 if read bits(1)=1 then parent node
 data injump:
 node[tree index].right=-1
                                      :indicate data node
 node[tree index].left=read bits(8) ;store data value
 imp load loop
parent node:
 pop node[tree index].right
                                      :store 1st child
 pop node[tree index].left
                                      :store 2nd child
 if sp<>stacktop then jmp load loop
 if read bits(1)=0 then error
                                      ;end bit (must be 1)
```

The best values for the huffman trees that I've found are 6,9,12-bit displacements for method 0 (best for NES/Z80 code), and two less for method 1, ie. 4,7,10-bit (best for GBA code). And 2,4,10-bit for the length values. The smallest value in node 0, and the other values in node 10 and 11.

Notes

ret

The decompression works similar to the GBA BIOS'es LZ77 decompression function, but without using fixed bit-widths of length=4bit and displacement=12bit, instead, the bit-widths are read from huffman trees (which can also define fixed bit-widths; if data is located directly in the root node). Unlike the GBA BIOS'es Huffman decompression function, the trees are starting with data entries, end are ending with the root entry. The above load function

deciphers the data, and returns the root index.

With the variable bit-widths, the VPK compression rate is quite good, only, it's a pity that the length/disp values are zero-based, eg. for 2bit and 4bit lengths, it'd be much better to assign 2bit as 2..5, and 4bit as 6..21.

Non-VPK

The e-Reader additionally supports an alternate decompression function, indicated by the absence of the "vpk0" ID, which supports compression of increasing byte-values, which isn't useful for program code.

Bit15 of the VPK Size value seems to disable (de-)compression, the VPK Data field is then containing plain uncompressed data.

GBA Cart e-Reader Error Correction

The Error Correction Information that is appended at the end of the Block Header & Data Fragments consists of standard Reed-Solomon codes, which are also used for CD/DVD disks, DSL modems, and digital DVB television signals. That info allows to locate and repair a number of invalid data bytes.

Below code shows how to create and verify error-info (but not how to do the actual error correction). The dtalen, errlen values should be 18h,10h for the Block Header, and 40h,10h for Data Fragments; the latter settings might be possible to get changed to other values though?

```
append error info(data,dtalen,errlen)
  reverse byte order(data, dtalen)
  zerofill error bytes(data,errlen)
  for i=dtalen-1 to errlen ;loop across data portion
    z = rev[ data[i] xor data[errlen-1] ];
                             ;loop across error-info portion
    for j=errlen-1 to 0
   if i=0 then x=00h else x=data[j-1]
      if z<>FFh then
        y=qq[j], if y<>FFh then
          y=y+z, if y>=FFh then y=y-FFh
          x=x xor pow[y]
      data[i]=x
    next j
  next i
  invert error bytes(data,errlen)
  reverse byte order(data, dtalen)
verify error info(data,dtalen,errlen)
  reverse byte order(data, dtalen)
  invert error bytes(data,errlen)
  make rev(data,dtalen)
  for \overline{i}=78h to 78h+errlen-1
```

```
x=0, z=0
    for j=0 to dtalen-1
      v=data[i]
      if y<>FFh then
        y=y+z, if y>=FFh then y=y-FFh
        x=x xor pow[v]
      z=z+i, if z>=FFh then z=z-FFh
    next i
    if x<>0 then error
  next i
  ;(if errors occured, could correct them now)
  make pow(data,dtalen)
  invert error bytes(data,errlen)
  reverse byte order(data, dtalen)
make rev(data,len)
  for i=0 to len-1, data[i]=rev[data[i]], next i
make pow(data,len)
  for i=0 to len-1, data[i]=pow[data[i]], next i
invert error bytes(data,len)
  for i=0 to len-1, data[i]=data[i] xor FFh, next i
zerofill error bytes(data,len)
  for i=0 to len-1, data[i]=00h, next i
reverse byte order(data,len)
  for i=0 to (len-1)/2, x=data[i], data[i]=data[len-i], data[len-i]=x, next i
create pow and rev tables
  x=0\overline{1h}, pow[FFh]=\overline{0}0h, rev[00h]=FFh
  for i=00h to FEh
    pow[i]=x, rev[x]=i, x=x*2, if x>=100h then x=x xor 187h
  next i
create gg table
  qq[0]=pow[78h]
  for i=1 to errlen-1
    qq[i]=01h
    for j=i downto 0
      if j=0 then y=00h else y=gg[j-1]
```

```
x=gg[j], if x<>00h then
    x=rev[x]+78h+i, if x>=FFh then x=x-FFh
    y=y xor pow[x]
    gg[j]=y
    next j
    next i
    make_rev(gg,errlen)
With above value of 78h, and errlen=10h, gg[00h..0Fh] will be always:
    00h,4Bh,EBh,D5h,EFh,4Ch,71h,00h,F4h,00h,71h,4Ch,EFh,D5h,EBh,4Bh
So using a hardcoded table should take up less memory than calculating it.
```

Notes

The actual error correction should be able to fix up to "errlen" errors at known locations (eg. data from blocks that haven't been scanned, or whose 5bit-to-4bit conversion had failed due to an invalid 5bit value), or up to "errlen/2" errors at unknown locations. The corrected data isn't guaranteed to be correct (even if it looks okay to the "verify" function), so the Data Header checksums should be checked, too.

More Info

For more info, I've found Reed-Solomon source code from Simon Rockliff, and an updated version from Robert Morelos-Zaragoza and Hari Thirumoorthy to be useful. For getting started with that source, some important relationships & differences are:

```
pow = alpha_to, but generated as shown above
rev = index_of, dito
b0 = 78h
nn = dtalen
kk = dtalen-errlen
%nn = MOD FFh (for the ereader that isn't MOD dtalen)
-1 = FFh
```

And, the ereader processes data/errinfo backwards, starting at the last byte.

GBA Cart e-Reader File Formats

.BMP Files (homebrew 300 DPI strips)

Contains a picture of the whole dotcode strip with address bars and sync marks (see Dotcode chapter) in Microsoft's Bitmap format. The image is conventionally surrounded by a blank 2-pixel border, resulting in a size of 989x44 pixels for long strips. The file should should have 1bit color depth. The pixels per meter entry should match the desired printing resolution, either 300 DPI or 360 DPI. But, resolution of printer hardware is typically specified in inch rather than in meters, so an exact match isn't supported by Microsoft. Most homebrew .BMP files contain nonsense resolutions like 200 DPI, or 300 dots per meter (ca. 8 DPI).

.JPG Files (scanned 1200 DPI strips)

Same as BMP, but should contain a dotcode scanned at 1200 DPI, with correct orientation (the card-edge side at the bottom of the image), and containing only the dotcode (not the whole card), so the JPG size should be about 3450x155 pixels for long strips.

No\$gba currently doesn't work with progressive JPGs. Scans with white background can be saved as monochrome JPG. Scans with red/yellow background should contain a correct RED layer (due to the red LED light source) (the brightness of the green/blue layers can be set to zero for better compression).

.RAW Files

Contains the "raw" information from the BMP format, that is, 2-byte block header, 102-byte data, 2-byte block header, 102-byte data, etc. The data portion is interleaved, and includes the full 48-byte data header, titles, vpk compressed data, error-info, and unused bytes. RAW files are excluding Address Bars, Sync Marks, and 4bit-to-5bit encoding.

Each RAW file contains one or more strip(s), so the RAW filesize is either 18*104 bytes (short strip), or 28*104 bytes (long strip), or a multiple thereof (if it contains more than one strip) (although multi-strip games are often stored in separate files for each strip; named file1.raw, file2.raw, etc).

.BIN Files

Filesize should be I*30h, with I=1Ch for short strips, and I=2Ch for long strips, or a multiple thereof (if it contains more than one strip). Each strip consists of the 48-byte Data Header, followed by title(s), and vpk compressed data. Unlike .RAW files, .BIN files aren't interleaved, and do not contain Block Headers, nor error-info, nor unused bytes (in last block). The files do contain padding bytes to match a full strip-size of I*30h.

Caution: Older .BIN files have been using a size-reduced 12-byte header (taken from entries 0Dh, 0Ch, 10h-11h, 26h-2Dh of the 48-byte Data Header; in that order), that files have never contained more than one strip per file, so the filesize should be exactly I*30h-36, the size-reduced header doesn't contain a Primary Type entry, so it's everyone's bet which Card Type is to be used (hint: the 12-byte headers were based on the assumption that Primary Type would be always 01h on Short Strips, and 02h on Long Strips).

.SAV Files

Contains a copy of the e-Reader's 128Kbyte FLASH memory. With the saved e-Reader application being located in the 2nd 64K-bank, the data consists of a header with title and gba/nes/z80 format info, followed by the vpk compressed data. The FLASH memory does also contain e-Reader calibration settings, the remaining 100Kbytes are typically FFh-filled.

GBA Cart Unknown Devices

GBA Infra-Red Port (AGB-006)

No info?

GBA Cart Protections

Classic NES Series

These are some NES/Famicom games ported or emulated to work on GBA. The games are doing some uncommon stuff that can cause compatibility problems when not using original GBA consoles or cartridges.

- CPU pipeline (selfmodifying code that shall NOT affect prefetched opcodes)
- STMDA write to I/O ports (writes in INCREASING order, not DECREASING order)
- SRAM detection (refuses to run if SRAM exists; the games do contain EEPROM)
- ROM mirrors (instead of the usual increasing numbers in unused ROM area)
- RAM mirrors (eg. main RAM accessed at 2F00000h instead of 2000000h)

Note: These games can be detected by checking [80000ACh]="F" (ie. game code="Fxxx").

GBA Flashcards

Flashcards are re-writable cartridges using FLASH memory, allowing to test even multiboot-incompatible GBA software on real hardware, providing a good development environment when used in combination with a reasonable software debugger.

The carts can be written to from external tools, or directly from GBA programs.

Below are pseudo code flowcharts for detect, erase, and write operations.

All flash reads/writes are meant to be 16bit (ldrh/strh) memory accesses.

detect flashcard:

```
configure_flashcard(9E2468Ah,9413h)  ;unlock flash advance cards
turbo=1, send_command(8000000h,90h)  ;enter ID mode (both chips, if any)
maker=[8000000h], device=[8000000h+2]
IF maker=device THEN device=[80000000h+4] ELSE turbo=0
flashcard_read_mode  ;exit ID mode
search (maker+device*10000h) in device_list
total/erase/write block size = list entry SHL turbo
```

flashcard_erase(dest,len):

flashcard write(src,dest,len):

```
siz=write_block_size
FOR x=1 to len/siz
```

```
IF siz=2 THEN send command(dest,10h) ;write halfword command
 IF siz>2 THEN send command(dest,E8h) ;write to buffer command
 IF siz>2 THEN send command(dest,16-1); buffer size 16 halfwords (per chip)
 FOR y=1 TO siz/2
  [dest]=[src], dest=dest+2, src=src+2; write data to buffer
 NEXT y
 IF siz>2 THEN send command(dest,D0h) ;confirm write to buffer
IF wait busy=okay THEN NEXT x
enter read mode
                                        ;exit write/status mode
send command(adr,val):
 [adr]=val
IF turbo THEN [adr+2]=val
enter read mode:
send command(8000000h,FFh)
                                :exit status mode
send command (8000000h, FFh)
                                ;again maybe more stable (as in jeff's source)
flashcard wait busy:
 start=time
 REPEAT
 stat=[8000000h] XOR 80h
 IF turbo THEN stat=stat OR ([8000000h+2] XOR 80h)
 IF (stat AND 7Fh)>0 THEN error
 IF (stat AND 80h)=0 THEN ready
 IF time-start>5secs THEN timeout
UNTIL ready OR error OR timeout
IF error OR timeout THEN send command(8000000h,50h)
                                                         :clear status
configure flashcard(adr,val): ;required for Flash Advance cards only
 [930ECA8h]=5354h
 [802468Ah]=1234h, repeated 500 times
 [800ECA8h]=5354h
 [802468Ah]=5354h
 [802468Ah]=5678h, repeated 500 times
 [930ECA8h]=5354h
 [802468Ah]=5354h
 [8ECA800h]=5678h
 [80268A0h]=1234h
 [802468Ah]=ABCDh, repeated 500 times
 [930ECA8h]=5354h
 [adr]=val
```

init backup: ;no info how to use that exactly

configure flashcard(942468Ah,???)

device_list: (id code, total/erase/write sizes in bytes)

ID Code	Total	Erase	Write	Name
-??-00DCh	?	?	?	Hudson Cart (???)
00160089h	4M	128K	32	<pre>Intel i28F320J3A (Flash Advance)</pre>
00170089h	8M	128K	32	<pre>Intel i28F640J3A (Flash Advance)</pre>
00180089h	16M	128K	32	<pre>Intel i28F128J3A (Flash Advance)</pre>
00E200B0h	?	64K	2	Sharp LH28F320BJE ? (Nintendo)

Notes

All flashcards should work at 4,2 waitstates (power on default), most commercial games change waits to 3,1 which may work unstable with some/older FA flashcards. Intel FLASH specified to have a lifetime of 100,000 erases, and average block erase time 1 second (up to 5 second in worst cases).

Aside from the main FLASH memory, Flash Advance (FA) (aka Visoly) cards additionally contain battery buffered SRAM backup, and FLASH backup, and in some cases also EEPROM backup.

Turbo FA cards are containing two chips interlaced (at odd/even halfword addresses), allowing to write/erase both chips simultaneously, resulting in twice as fast programming time.

Standard Nintendo flash carts have to be modified before you can actually write to them. This is done by removing resistor R7 and putting it at empty location R8.

Mind that write/erase/detect modes output status information in ROM area, so that in that modes all GBA program code (and any interrupt handlers) must be executed in WRAM, not in ROM.

Thanks to Jeff Frohwein for his FAQ and CARTLIB sample in FLGBA at devrs.com

GBA Cheat Devices

Codebreaker (US) aka Xploder (EUR). Gameshark (US) aka Action Replay (EUR).

GBA Cheat Codes - General Info

GBA Cheat Codes - Codebreaker/Xploder

GBA Cheat Codes - Gameshark/Action Replay V1/V2

GBA Cheat Codes - Pro Action Replay V3

GBA Cheat Codes - General Info

Cheat devices are external adapters, connected between the GBA and the game cartridge. The devices include a BIOS ROM which is, among others, used to prompt the user to enter cheat codes.

These codes are used to patch specified memory locations for a certain GBA game, allowing the user to gain goodies such like Infinite sex, 255 Cigarettes, etc.

ROM and RAM Patches

For ROM Patches, the device watches the address bus, if it matches a specified address then it outputs a patched value to the data bus, that mechanism is implemented by hardware, aside from the Hook Enable Code some devices also allow a limited number of cheats to use ROM patches.

Most cheat codes are RAM patches, each time when the hook procedure is executed it will process all codes and overwrite the specified addresses in RAM (or VRAM or I/O area) by the desired values.

Enable Codes (Must Be On)

Enable codes usually consist of the Game ID, Hook Address, and eventually a third code used to encrypt all following codes. The Game ID is used to confirm that the correct cartridge is inserted, just a verification, though the device may insist on the ID code.

The Hook Address specifies an address in cartridge ROM, and should point to an opcode which is executed several times per second (eg. once per frame, many codes place the hook in the joypad handler). At the hook address, the device redirects to its own BIOS, processes the RAM patches, and does then return control to the game cartridge.

Note: The hook address should not point to opcodes with relative addressing (eg. B, BL, LDR Rd,=Imm, ADD Rd,=Imm opcodes - which are all relative to PC program counter register).

Alignment

Addresses for 16bit or 32bit values should be properly aligned.

GBA Cheat Codes - Codebreaker/Xploder

Codebreaker Codes

```
0000xxxx 000v Enable Code 1 - Game ID
laaaaaaa 000z Enable Code 2 - Hook Address
              [aaaaaaa]=[aaaaaaaa] OR yyyy
2aaaaaaa yyyy
3aaaaaaa 00yy
              [aaaaaaa]=yy
              [aaaaaaa+0..(cccc-1)*ssss]=yyyy+0..(cccc-1)*ssss
4aaaaaaa yyyy
              parameters for above code
iiiicccc ssss
              [aaaaaaa+0..(cccc-1)]=11,22,33,44,etc.
5aaaaaaa cccc
              parameter bytes 1..6 for above code (example)
11223344 5566
              parameter bytes 7..8 for above code (padded with zero)
77880000 0000
              [aaaaaaa]=[aaaaaaaa] AND yyyy
6aaaaaaa yyyy
```

```
7aaaaaaa yyyy IF [aaaaaaaa]=yyyy THEN (next code)
  8aaaaaaa yyyy [aaaaaaaa]=yyyy
  9xyyxxxx xxxx Enable Code 0 - Encrypt all following codes (optional)
  Aaaaaaaa yyyy IF [aaaaaaaa]<>yyyy THEN (next code)
 Baaaaaaa yyyy IF [aaaaaaaa]>yyyy THEN (next code) (signed comparison)
 Caaaaaaa yyyy IF [aaaaaaaa]<yyyy THEN (next code) (signed comparison)
  D0000020 yyyy IF [joypad] AND yyyy = 0 THEN (next code)
 Eaaaaaaa yyyy [aaaaaaaa]=[aaaaaaaa]+yyyy
  Faaaaaaa yyyy IF [aaaaaaaa] AND yyyy THEN (next code)
Codebreaker Enable Codes
Hook Address 'aaaaaaa' is a 25bit offset in ROM-image (0-1FFFFFFh).
Flag byte 'y' (usually 0Ah), Bit1=Disable IRQs, Bit3=CRC Exists.
Code Handler Store Address 'z' (0-7, usually 7) (8000100h+z*400000h).
Checksum 'xxxx' for first 64Kbytes of cartridge (no\squares by FFh if ROM is smaller than 64K). Calculated, by using unsigned 16bit values, as such:
  crc=FFFFh
  for i=0 to FFFFh
  x=byte[i] xor (crc/100h)
   x=x xor (x/10h)
   crc=(crc*100h) xor (x*1001h) xor (x*20h)
  next i
Codebreaker Encryption
codebreaker change encryption:
Encryption can be (optionally) activated by code "9xyyxxxx xxxx",
  for i=0 to 2Fh, swaplist[i]=i, next i
  randomizer = 1111h xor bvte[code+4]
                                                                      :LSB value
  for i=0 to 4Fh
   exchange swaplist[random MOD 30h] with swaplist[random MOD 30h]
  next i
  halfword[seedlist+0] = halfword[code+0]
                                                                      :LSW address
  randomizer = 4EFAD1C3h
  for i=0 to byte[code+3]-91h, randomizer=random, next i
                                                                      :MSB address
  word[seedlist+2]=random, halfword[seedlist+6]=random
  randomizer = F254h xor byte[code+5]
                                                                      :MSB value
  for i=0 to byte[code+5]-01h, randomizer=random, next i
                                                                      :MSB value
  word[seedlist+8]=random, halfword[seedlist+12]=random
  ;note: byte[code+2] = don't care
  ret
The above random function works like so:
  randomizer=randomizer*41C64E6Dh+3039h, x=(randomizer SHL 14 AND C0000000h)
```

randomizer=randomizer*41C64E6Dh+3039h, x=(randomizer SHR 1 AND 3FFF8000h)+x

```
randomizer=randomizer*41C64E6Dh+3039h, x=(randomizer SHR 16 AND 00007FFFh)+x
  return(x)
Once when encryption is activated, all following codes are decrypted like so:
  for i=2Fh to 0
    i=swaplist[i]
    bitnol=(i AND 7), index1=xlatlist[i/8]
    bitno2=(j AND 7), index2=xlatlist[j/8]
    exchange [code+index1].bitnol with [code+index2].bitno2
  next i
  word[code+0] = word[code+0] xor word[seedlist+8]
  i = (byte[code+3]*1010000h + byte[code+0]*100h + byte[code+5])
  i = (halfword[code+1]*10001h) xor (word[seedlist+2]) xor i
  i = (byte[seedlist+0]*1010101h) xor (byte[seedlist+1]*1000000h) xor i
  j = (byte[code+5] + (byte[code+0] xor byte[code+4])*100h)
  j = (byte[seedlist+0]*101h) xor halfword[seedlist+6] xor j
  word[code+0] = i, halfword[code+4] = j
The above xlatlist is fixed: xlatlist[0..5] = 3,2,1,0,5,4
```

GBA Cheat Codes - Gameshark/Action Replay V1/V2

Gameshark RAW Codes (These codes must be encrypted before using them)

Enable Code - Hook Routine

Hook Address 'aaaaaaa' is a 28bit ROM address (8FFFFFFh-9FFFFFh). Used to insert the GS code handler routine where it will be executed at least 20 times per second. Without this code, GSA can not write to RAM.

```
y=1 - Executes code handler without backing up the LR register.
v=2 - Executes code handler and backs up the LR register.
v=3 - Replaces a 32-bit pointer used for long-branches.
x=0 - Must turn GSA off before loading game.
x=1 - Must not do that.
```

ROM Patch

This type allows GSA to intercept ROM reads and returns the value xxxx. y=0 wait for the code handler to enable the patch y=1 patch is enabled before the game starts y=2 unknown ?

Note: V1/V2 hardware can only have up to 1 user-defined rom patch max. V3 can have up to 4. Some enable code types can shorten the amount of user-defined rom patches available.

Gameshark Encryption

```
A=Left half, and V=Right half of code.
  FOR I=1 TO 32
    A=A + (V*16+S0) XOR (V+I*9E3779B9h) XOR (V/32+S1)
    V=V + (A*16+S2) XOR (A+I*9E3779B9h) XOR (A/32+S3)
  NEXT I
Upon startup, the initial encryption seeds are:
  S0=09F4FBBDh S1=9681884Ah S2=352027E9h S3=F3DEE5A7h
Upon DEADFACE 0000xxvv, the S0..S3 seeds are changed like so:
  FOR y=0 TO 3
   FOR x=0 TO 3
    z = T1[(xx+x) AND FFh] + T2[(yy+y) AND FFh]
    Sy = Sy*100h + (z AND FFh)
   NEXT x
  NEXT y
All calculations truncated to unsigned 32bit integer values.
```

T1 and T2 are translation tables contained in the gameshark cartridge.

GBA Cheat Codes - Pro Action Replay V3

Pro Action Replay V3 - RAW Codes

```
C4aaaaaa 0000yyyy Enable Code - Hook Routine at [8aaaaaa]
xxxxxxxx 001DC0DE Enable Code - ID Code [080000AC]
DEADFACE 0000xxxx Enable Code - Change Encryption Seeds
00aaaaaa xxxxxxyy [a0aaaaa..a0aaaaa+xxxxxx]=yy
02aaaaaa xxxxyyyy [a0aaaaa..a0aaaaa+xxxx*2]=yyyy
```

```
[a0aaaaa]=yyyyyyyy
04aaaaaa yyyyyyyy
40aaaaaa xxxxxxyy [ [a0aaaaa] + xxxxxx ]=yy
                                              (Indirect)
42aaaaaa xxxxyyyy [ [a0aaaaa] + xxxx*2 ]=yyyy (Indirect)
44aaaaaa yyyyyyyy [ [a0aaaaa] ]=yyyyyyyy
                                              (Indirect)
80aaaaaa 000000yy [a0aaaaa]=[a0aaaaa]+yy
82aaaaaa 0000yyyy [a0aaaaa]=[a0aaaaa]+yyyy
84aaaaaa yyyyyyyy [a0aaaaa]=[a0aaaaa]+yyyyyyyy
C6aaaaaa 0000yyyy [4aaaaaa]=yyyy
                                              (I/O Area)
C7aaaaaa yyyyyyyy [4aaaaaa]=yyyyyyyy
                                              (I/O Area)
iiaaaaaa yyyyyyyy IF [a0aaaaa] <cond> <value> THEN <action>
00000000 60000000 ELSE (?)
00000000 40000000 ENDIF (?)
00000000 0800xx00 AR Slowdown : loops the AR xx times
00000000 000000000 End of the code list
00000000 10aaaaaa 000000zz 00000000 IF AR BUTTON THEN [a0aaaaa]=zz
00000000 12aaaaaa 0000zzzz 00000000 IF AR BUTTON THEN [a0aaaaa]=zzzz
00000000 14aaaaaa zzzzzzz 00000000 IF AR BUTTON THEN [a0aaaaa]=zzzzzzzz
00000000 18aaaaaa 0000zzzz 00000000 [8000000+aaaaaa*2]=zzzz (ROM Patch 1)
00000000 1Aaaaaaa 0000zzzz 00000000
                                    [8000000+aaaaaa*2]=zzzz (ROM Patch 2)
00000000 1Caaaaaa 0000zzzz 00000000
                                    [8000000+aaaaaa*2]=zzzz (ROM Patch 3)
00000000 1Eaaaaaa 0000zzzz 00000000
                                    [8000000+aaaaaa*2]=zzzz (ROM Patch 4)
00000000 80aaaaaa 000000yy ssccssss repeat cc times [a0aaaaa]=yy
 (with yy=yy+ss, a0aaaaa=a0aaaaa+ssss after each step)
00000000 82aaaaaa 0000yyyy ssccssss repeat cc times [a0aaaaa]=yyyy
 (with yyyy=yyyy+ss, a0aaaaa=a0aaaaa+ssss*2 after each step)
00000000 84aaaaaa yyyyyyyy ssccssss repeat cc times [a0aaaaa]=yyyyyyyy
 (with yyyy=yyyy+ss, a0aaaaa=a0aaaaa+ssss*4 after each step)
```

Warning: There is a bug on the real AR (v2 upgraded to v3, and maybe on real v3) with the 32bit Increment Slide code. You HAVE to add a code (best choice is 80000000 000000000 : add 0 to value at address 0) right after it, else the AR will erase the 2 last 8 digits lines of the 32 Bits Inc. Slide code when you enter it!!!

Final Notes

The 'turn off all codes' makes an infinite loop (that can't be broken, unless the condition becomes True). - How? By Interrupt? Huh? ROM Patch1 works on real V3 and, on V1/V2 upgraded to V3. ROM Patch2,3,4 work on real V3 hardware only.

Pro Action Replay V3 Conditional Codes - iiaaaaaa yyyyyyyy

```
The 'ii' is composed of <cond> + <value> + <action>. <cond> < value> <action>
```

```
08 Equal = 00 8bit zz 00 execute next code
10 Not equal <> 02 16bit zzzz 40 execute next two codes
18 Signed < 04 32bit zzzzzzzz 80 execute all following
20 Signed > 06 (always false) codes until ELSE or ENDIF
28 Unsigned < 00 normal ELSE turn off all codes
30 Unsigned > 00 execute next code
40 execute next two codes
60 execute next two codes
60 execute next two codes
60 execute next code
60 execute next two codes
60 execute next
```

For example, ii=18h+02h+40h=5Ah, produces IF [a0aaaaa]<zzzz THEN next 2 codes.

```
Always... Codes
```

```
For the "Always..." codes:
- XXXXXXXX can be any authorised address except 00000000 (eg. use 02000000).
- ZZZZZZZZ can be anything.
- The "y" in the code data must be in the [1-7] range (which means not 0).
typ=y,sub=0,siz=3 Always skip next line.
typ=y,sub=1,siz=3 Always skip next 2 lines.
typ=y,sub=2,siz=3 Always Stops executing all the codes below.
typ=y,sub=3,siz=3 Always turn off all codes.
```

Code Format (ttaaaaaa xxxxyyzz)

```
adr mask = 003FFFFF

n/a mask = 00C00000; not used

xtr mask = 01000000; used only by I/O write, and MSB of Hook

siz mask = 06000000

typ mask = 38000000; 0=normal, other=conditional

sub mask = C0000000
```

Pro Action Replay V3 Encryption

Works exactly as for Gameshark Encryption, but with different initial seeds, S0=7AA9648Fh S1=7FAE6994h S2=C0EFAAD5h S3=42712C57h And, the T1 and T2 translation tables are different, too.

GBA Gameboy Player

The Gameboy Player is an "adapter" for the Gamecube console. It's basicly is a GBA in a black box without LCD screen and without buttons, connected to an expansion port at the bottom of the Gamecube. The Gamecube is then capturing the GBA video output (and passing it to the television set), and in the other direction, passing the Gamecube joypad input to the GBA inputs.

Unlocking and Detecting Gameboy Player Functions

Both unlocking and detection requires to display the 240x160 pixel Gameboy Player logo (44 colors) for a number of frames... maybe at least 3-4 frames? not sure if it checks the color of the logo... so maybe it can be hidden by using dark gray on black background?

While displaying this logo, the joypad data will switch between values 03FFh (2 frames duration) and 030Fh (1 frame duration). The latter value (left, right, up, down all pressed) indicates that it's a Gameboy Player.

Palette

Knowing Nintendo, they've probably not reproduced the blurred GBA colors (?), so the games won't look as desired on the TV screen. Unless the game does detect the Gameboy Player, and adjust the colors accordingly by software.

Rumble

The only known existing special function is the joypad rumble function, controlled by sending data through the serial port (the normal GBA port, even though it also has the connectors).

The Game Boy Player added a rumble feature to certain Game Boy Advance games when played with a GameCube controller. Those games included:

Drill Dozer (supports BOTH handheld-rumble and GBP-rumble?)

Mario & Luigi: Superstar Saga Pokemon Pinball: Ruby & Sapphire

Shikakui Atama wo Marukusuru Advance: Kokugo Sansu Rika Shakai

Shikakui Atama wo Marukusuru Advance: Kanji Keisan Summon Night Craft Sword Monogatari: Hajimari no Ishi

Super Mario Advance 4: Super Mario Bros. 3

Fredrik Olsson (aka Flubba) has implemented rumble in 3 applications now RumblePong (FluBBA) (homebrew)

Remudvance (FluBBA) (homebrew)

Goomba (FluBBA) (8bit Gameboy Color Emulator for 32bit GBA) (homebrew)

and, supposedly in "Tetanus on Drugs" (Tepples) (homebrew)

The GBP can also use some of the extra controllers for the GC like the Bongas from Donkey Konga.

The logo requires at least 256 colors, it doesn't matter if you use a tiled screen mode or a bitmapped one, the logo can be ripped from either "Pokemon Pinball" or "Super Mario Advance 4".

Rumble

After detecting/unlocking the Gameboy Player, init RCNT and SIOCNT to 32bit normal mode, external clock, SO=high, with IRQ enabled, and set the transfer start bit. You should then receive the following sequence (about once per frame), and your serial IRQ handler should send responses accordingly:

Receive Response 0000494E 494EB6B1

xxxx494E 494EB6B1 B6B1494E 544EB6B1 B6B1544E 544EABB1 ABB1544E 4E45ABB1 ABB14E45 4E45B1BA B1BA4E45 4F44B1BA B1BA4F44 4F44B0BB B0BB4F44 8000B0BB B0BB8002 10000010 10000010 20000013 20000013 40000004 30000003 40000004 30000003 40000004 30000003 40000004 30000003 400000yy 30000003 40000004

The first part of the transfer just contains the string "NINTENDO" split into 16bit fragments, and bitwise inversions thereof (eg. 494Eh="NI", and B6B1h=NOT 494Eh). In the second part, <yy> should be 04h=RumbleOff, or 26h=RumbleOn.

Note

If it's having a similar range of functions as the 8bit Super Gameboy, then the Gameboy Player might be also able to access analogue joypad input, and to access other features of the Gamecube hardware, up to possibly executing code on the Gamecube CPU...?

GBA Unpredictable Things

Forward

Most of the below is caused by 'traces' from previous operations which have used the databus. No promises that the results are stable on all current or future GBA models, and/or under all temperature and interference circumstances.

Also, below specifies 32bit data accesses only. When reading units less than 32bit, data is rotated depending on the alignment of the originally specified address, and 8bit or 16bit are then isolated from the 32bit value as usually.

Reading from BIOS Memory (0000000-00003FFF)

The BIOS memory is protected against reading, the GBA allows to read opcodes or data only if the program counter is located inside of the BIOS area. If the program counter is not in the BIOS area, reading will return the most recent successfully fetched BIOS opcode (eg. the opcode at [00DCh+8] after startup and SoftReset, the opcode at [0134h+8] during IRQ execution, and opcode at [013Ch+8] after IRQ execution, and opcode at [0188h+8] after SWI execution).

Reading from Unused Memory (00004000-01FFFFFF,10000000-FFFFFFFF)

Accessing unused memory at 00004000h-01FFFFFFh, and 10000000h-FFFFFFFh (and 02000000h-03FFFFFFh when RAM is disabled via Port 4000800h) returns the recently pre-fetched opcode. For ARM code this is simply:

```
WORD = [\$+8]
```

For THUMB code the result consists of two 16bit fragments and depends on the address area and alignment where the opcode was stored.

For THUMB code in Main RAM, Palette Memory, VRAM, and Cartridge ROM this is:

```
LSW = [\$+4], MSW = [\$+4]
```

For THUMB code in BIOS or OAM (and in 32K-WRAM on Original-NDS (in GBA mode)):

```
LSW = [\$+4], MSW = [\$+6]; for opcodes at 4-byte aligned locations
```

LSW = [\$+2], MSW = [\$+4]; for opcodes at non-4-byte aligned locations

For THUMB code in 32K-WRAM on GBA, GBA SP, GBA Micro, NDS-Lite (but not NDS):

```
LSW = [$+4], MSW = OldHI ; for opcodes at 4-byte aligned locations
```

LSW = OldLO, MSW = [\$+4] ; for opcodes at non-4-byte aligned locations

Whereas OldLO/OldHI are usually:

```
OldL0=[$+2], OldHI=[$+2]
```

Unless the previous opcode's prefetch was overwritten; that can happen if the previous opcode was itself an LDR opcode, ie. if it was itself reading data: OldLO=LSW(data), OldHI=MSW(data)

Theoretically, this might also change if a DMA transfer occurs.

Note: Additionally, as usually, the 32bit data value will be rotated if the data address wasn't 4-byte aligned, and the upper bits of the 32bit value will be masked in case of LDRB/LDRH reads.

Note: The opcode prefetch is caused by the prefetch pipeline in the CPU itself, not by the external gamepak prefetch, ie. it works for code in ROM and RAM as well.

Reading from Unused or Write-Only I/O Ports

Works like above Unused Memory when the entire 32bit memory fragment is Unused (eg. 0E0h) and/or Write-Only (eg. DMA0SAD). And otherwise, returns zero if the lower 16bit fragment is readable (eg. 04Ch=MOSAIC, 04Eh=NOTUSED/ZERO).

Reading from GamePak ROM when no Cartridge is inserted

Because Gamepak uses the same signal-lines for both 16bit data and for lower 16bit halfword address, the entire gamepak ROM area is effectively filled by incrementing 16bit values (Address/2 AND FFFFh).

Memory Mirrors

Most internal memory is mirrored across the whole 24bit/16MB address space in which it is located: Slow On-board RAM at 2XXXXXX, Fast On-Chip RAM at 3XXXXXXh, Palette RAM at 5XXXXXXh, VRAM at 6XXXXXXh, and OAM at 7XXXXXXh. Even though VRAM is sized 96K (64K+32K), it is repeated in steps of 128K (64K+32K+32K, the two 32K blocks itself being mirrors of each other).

BIOS ROM, Normal ROM Cartridges, and I/O area are NOT mirrored, the only exception is the undocumented I/O port at 4000800h (repeated each 64K). The 64K SRAM area is mirrored across the whole 32MB area at E000000h-FFFFFFFh, also, inside of the 64K SRAM field, 32K SRAM chips are repeated twice.

Writing 8bit Data to Video Memory

Video Memory (BG, OBJ, OAM, Palette) can be written to in 16bit and 32bit units only. Attempts to write 8bit data (by STRB opcode) won't work: Writes to OBJ (6010000h-6017FFFh) (or 6014000h-6017FFFh in Bitmap mode) and to OAM (7000000h-70003FFh) are ignored, the memory content remains unchanged.

Writes to BG (6000000h-600FFFFh) (or 6000000h-6013FFFh in Bitmap mode) and to Palette (5000000h-50003FFh) are writing the new 8bit value to BOTH upper and lower 8bits of the addressed halfword, ie. "[addr AND NOT 1]=data*101h".

Using Invalid Tile Numbers

In Text mode, large tile numbers (combined with a non-zero character base setting in BGnCNT register) may exceed the available 64K of BG VRAM. On GBA and GBA SP, such invalid tiles are displayed as if the character data is filled by the 16bit BG Map entry value (ie. as vertically striped tiles). Above applies only if there is only one BG layer enabled, with two or more layers, things are getting much more complicated: tile-data is then somehow derived from the other layers, depending on their priority order and scrolling offsets.

On NDS (in GBA mode), such invalid tiles are displayed as if the character data is zero-filled (ie. as invisible/transparent tiles).

Accessing SRAM Area by 16bit/32bit

Reading retrieves 8bit value from specified address, multiplied by 0101h (LDRH) or by 01010101h (LDR). Writing changes the 8bit value at the specified address only, being set to LSB of (source data ROR (address*8)).

NDS Reference

Overview

DS Technical Data

DS I/O Maps

DS Memory Maps

Hardware Programming

DS Memory Control

DS Video

DS 3D Video

DS Sound

DS System and Built-in Peripherals

DS Cartridges, Encryption, Firmware

DS Xboo

DS Wireless Communications

Other

BIOS Functions

DS Technical Data

```
Processors
 1x ARM946E-S 32bit RISC CPU, 66MHz (NDS9 video) (not used in GBA mode)
 1x ARM7TDMI 32bit RISC CPU, 33MHz (NDS7 sound) (16MHz in GBA mode)
Internal Memory
 4096KB Main RAM (8192KB in debug version)
        WRAM (64K mapped to NDS7, plus 32K mappable to NDS7 or NDS9)
 96KB
        TCM/Cache (TCM: 16K Data, 32K Code) (Cache: 4K Data, 8K Code)
 60KB
 656KB VRAM (allocateable as BG/OBJ/2D/3D/Palette/Texture/WRAM memory)
        OAM/PAL (2K OBJ Attribute Memory, 2K Standard Palette RAM)
 4KB
 248KB Internal 3D Memory (104K Polygon RAM, 144K Vertex RAM)
        Matrix Stack, 48 scanline cache
 ?KB
 8KB
        Wifi RAM
 256KB Firmware FLASH (512KB in iQue variant, with chinese charset)
 36KB
         BIOS ROM (4K NDS9, 16K NDS7, 16K GBA)
Video
 2x LCD screens (each 256x192 pixel, 3 inch, 18bit color depth, backlight)
 2x 2D video engines (extended variants of the GBA's video controller)
 1x 3D video engine (can be assigned to upper or lower screen)
 1x video capture (for effects, or for forwarding 3D to the 2nd 2D engine)
Sound
 16 sound channels (16x PCM8/PCM16/IMA-ADPCM, 6x PSG-Wave, 2x PSG-Noise)
 2 sound capture units (for echo effects, etc.)
 Output: Two built-in stereo speakers, and headphones socket
 Input: One built-in microphone, and microphone socket
Controls
 Gamepad
              4 Direction Keys, 8 Buttons
 Touchscreen (on lower LCD screen)
Communication Ports
 Wifi IEEE802.11b
Specials
 Built-in Real Time Clock
 Power Managment Device
 Hardware divide and square root functions
 CP15 System Control Coprocessor (cache, tcm, pu, bist, etc.)
External Memory
```

```
NDS Slot (for NDS games) (encrypted 8bit data bus, and serial 1bit bus) GBA Slot (for NDS expansions, or for GBA games) (but not for DMG/CGB games)

Manufactured Cartridges

ROM: 16MB, 32MB, or 64MB

EEPROM/FLASH/FRAM: 0.5KB, 8KB, 64KB, 256KB, or 512KB

Can be booted from

NDS Cartridge (NDS mode)

Firmware FLASH (NDS mode) (eg. by patching firmware via ds-xboo cable) Wifi (NDS mode)

GBA Cartridge (GBA mode) (without DMG/CGB support) (without SIO support)

Power Supply

Built-in rechargeable Lithium ion battery, 3.7V 1000mAh (DS-Lite) External Supply: 5.2V DC
```

NDS-Lite

Slightly smaller than the original NDS, coming in a more decently elegant case. The LCDs are much more colorful (and thus not backwards compatible with any older NDS or GBA games), and the LCDs support wider viewing angles. Slightly different power management device (with selectable backlight brightness, new external power source flag, lost audio amplifier mute flag). Slightly different Wifi controller (different chip ID, different dirt effects when accessing invalid wifi ports and unused wifi memory regions, different behaviour on GAPDISP registers, RF/BB chips replaced by a single chip). Slightly different touch screen controller (with new unused input, and slightly different powerdown bits).

Notice

NDS9 means the ARM9 processor and its memory and I/O ports in NDS mode NDS7 means the ARM7 processor and its memory and I/O ports in NDS mode GBA means the ARM7 processor and its memory and I/O ports in GBA mode

The two Processors

Most game code is usually executed on the ARM9 processor (in fact, Nintendo reportedly doesn't allow developers use the ARM7 processor, except by predefined API functions, anyways, even with the most likely inefficient API code, most of the ARM7's 33MHz horsepower is left unused).

The ARM9's 66MHz "horsepower" is a different tale - it seems Nintendo thought that a 33MHz processor would be too "slow" for 3D games, and so they (tried to) badge an additional CPU to the original GBA hardware.

However, the real 66MHz can be used only with cache and tcm, all other memory and I/O accesses are delayed to the 33MHz bus clock, that'd be still quite fast, but, there seems to be a hardware glitch that adds 3 waitcycles to all nonsequential accesses at the NDS9 side, which effectively drops its bus clock to about 8MHz, making it ways slower than the 33MHz NDS7 processor, it's even slower than the original 16MHz GBA processor.

Altogether, with the bugged 66MHz, and the unused 33MHz, Nintendo could have reached almost the same power when staying with the GBA's 16MHz processor:-)

Although, when properly using cache/tcm, then the 66MHz processor <can> be very fast, still, the NDS should have worked as well with a single processor, though using only an ARM9 might cause a lot of compatibility problems with GBA games, so there's at least one reason for keeping the ARM7 included.

DS I/O Maps

```
ARM9 I/O Map
ARM9 Display Engine A
  4000000h 4
                2D Engine A - DISPCNT - LCD Control (Read/Write)
 4000004h 2
                2D Engine A+B - DISPSTAT - General LCD Status (Read/Write)
 4000006h 2
                2D Engine A+B - VCOUNT - Vertical Counter (Read only)
                2D Engine A (same registers as GBA, some changed bits)
 4000008h 50h
                DISP3DCNT - 3D Display Control Register (R/W)
 4000060h 2
 4000064h 4
                DISPCAPCNT - Display Capture Control Register (R/W)
                DISP MMEM FIFO - Main Memory Display FIFO (R?/W)
 4000068h 4
 400006Ch 2
                2D Engine A - MASTER BRIGHT - Master Brightness Up/Down
GBA I/O Map
ARM9 DMA, Timers, and Keypad
 40000B0h 30h DMA Channel 0..3
                DMA FILL Registers for Channel 0..3
 40000E0h 10h
 4000100h 10h Timers 0...3
 4000130h 2
                KEYINPUT
 4000132h 2
                KEYCNT
ARM9 IPC/ROM
 4000180h 2 IPCSYNC - IPC Synchronize Register (R/W)
 4000184h 2 IPCFIFOCNT - IPC Fifo Control Register (R/W)
 4000188h 4 IPCFIFOSEND - IPC Send Fifo (W)
 40001A0h 2 AUXSPICNT - Gamecard ROM and SPI Control
 40001A2h 2 AUXSPIDATA - Gamecard SPI Bus Data/Strobe
 40001A4h 4 Gamecard bus timing/control
 40001A8h 8 Gamecard bus 8-byte command out
 40001B0h 4 Gamecard Encryption Seed 0 Lower 32bit
 40001B4h 4 Gamecard Encryption Seed 1 Lower 32bit
 40001B8h 2 Gamecard Encryption Seed 0 Upper 7bit (bit7-15 unused)
 40001BAh 2 Gamecard Encryption Seed 1 Upper 7bit (bit7-15 unused)
ARM9 Memory and IRO Control
 4000204h 2 EXMEMCNT - External Memory Control (R/W)
 4000208h 2 IME - Interrupt Master Enable (R/W)
 4000210h 4 IE - Interrupt Enable (R/W)
 4000214h 4 IF - Interrupt Request Flags (R/W)
 4000240h 1 VRAMCNT A - VRAM-A (128K) Bank Control (W)
 4000241h 1 VRAMCNT B - VRAM-B (128K) Bank Control (W)
 4000242h 1 VRAMCNT C - VRAM-C (128K) Bank Control (W)
 4000243h 1 VRAMCNT D - VRAM-D (128K) Bank Control (W)
```

```
4000244h 1 VRAMCNT E - VRAM-E (64K) Bank Control (W)
 4000245h 1 VRAMCNT F - VRAM-F (16K) Bank Control (W)
 4000246h 1 VRAMCNT G - VRAM-G (16K) Bank Control (W)
 4000247h 1 WRAMCNT - WRAM Bank Control (W)
 4000248h 1 VRAMCNT H - VRAM-H (32K) Bank Control (W)
 4000249h 1 VRAMCNT I - VRAM-I (16K) Bank Control (W)
ARM9 Maths
 4000280h 2
              DIVCNT - Division Control (R/W)
 4000290h 8
              DIV NUMER - Division Numerator (R/W)
              DIV DENOM - Division Denominator (R/W)
 4000298h 8
              DIV RESULT - Division Quotient (=Numer/Denom) (R)
 40002A0h 8
              DIVREM RESULT - Division Remainder (=Numer MOD Denom) (R)
 40002A8h 8
 40002B0h 2 SORTCNT - Square Root Control (R/W)
 40002B4h 4 SQRT RESULT - Square Root Result (R)
 40002B8h 8 SORT PARAM - Square Root Parameter Input (R/W)
 4000300h 4 POSTFLG - Undoc
 4000304h 2 POWCNT1 - Graphics Power Control Register (R/W)
ARM9 3D Display Engine
  4000320h..6A3h
DS 3D I/O Map
ARM9 Display Engine B
 4001000h 4
                2D Engine B - DISPCNT - LCD Control (Read/Write)
 4001008h 50h 2D Engine B (same registers as GBA, some changed bits)
                2D Engine B - MASTER BRIGHT - 16bit - Brightness Up/Down
 400106Ch 2
ARM9 DSi Extra Registers
 40021Axh .. DSi Registers
 4004xxxh .. DSi Registers
ARM9 IPC/ROM
 4100000h 4
                IPCFIFORECV - IPC Receive Fifo (R)
                Gamecard bus 4-byte data in, for manual or dma read
 4100010h 4
ARM9 DS Debug Registers (Emulator/Devkits)
                Ensata Emulator Debug Registers
 4FFF0xxh ..
                No$qba Emulator Debug Registers
 4FFFAxxh ..
ARM9 Hardcoded RAM Addresses for Exception Handling
 27FFD9Ch
           .. NDS9 Debug Stacktop / Debug Vector (0=None)
                NDS9 IRO Check Bits (hardcoded RAM address)
 DTCM+3FF8h 4
 DTCM+3FFCh 4
                NDS9 IRQ Handler (hardcoded RAM address)
Main Memory Control
 27FFFFEh 2
                Main Memory Control
Further Memory Control Registers
```

Create PDF in your applications with the Pdfcrowd HTML to PDF API

ARM CP15 System Control Coprocessor

ARM7 I/O Map 4000004h 2 DISPSTAT 4000006h 2 VCOUNT 40000B0h 30h DMA Channels 0..3 4000100h 10h Timers 0..3 4000120h 4 Debug SIODATA32 4000128h 4 Debug SIOCNT 4000130h 2 kevinput 4000132h 2 keycnt 4000134h 2 Debug RCNT 4000136h 2 EXTKEYIN 4000138h 1 RTC Realtime Clock Bus IPCSYNC - IPC Synchronize Register (R/W) 4000180h 2 4000184h 2 IPCFIFOCNT - IPC Fifo Control Register (R/W) 4000188h 4 IPCFIFOSEND - IPC Send Fifo (W) 40001A0h 2 AUXSPICNT - Gamecard ROM and SPI Control 40001A2h 2 AUXSPIDATA - Gamecard SPI Bus Data/Strobe 40001A4h 4 Gamecard bus timing/control 40001A8h 8 Gamecard bus 8-byte command out 40001B0h 4 Gamecard Encryption Seed 0 Lower 32bit 40001B4h 4 Gamecard Encryption Seed 1 Lower 32bit Gamecard Encryption Seed 0 Upper 7bit (bit7-15 unused) 40001B8h 2 40001BAh 2 Gamecard Encryption Seed 1 Upper 7bit (bit7-15 unused) 40001C0h 2 SPI bus Control (Firmware, Touchscreen, Powerman) 40001C2h 2 SPI bus Data **ARM7 Memory and IRO Control** 4000204h 2 EXMEMSTAT - External Memory Status 4000206h 2 WIFIWAITCNT 4000208h 4 IME - Interrupt Master Enable (R/W) 4000210h 4 IE - Interrupt Enable (R/W) 4000214h 4 IF - Interrupt Request Flags (R/W) 4000218h -IE2 ;\DSi only (additional ARM7 interrupt sources) 400021Ch -IF2 :/ 4000240h 1 VRAMSTAT - VRAM-C,D Bank Status (R) WRAMSTAT - WRAM Bank Status (R) 4000241h 1 4000300h 1 POSTFLG 4000301h 1 HALTCNT (different bits than on GBA) (plus NOP delay) POWCNT2 Sound/Wifi Power Control Register (R/W) 4000304h 2 4000308h 4 BIOSPROT - Bios-data-read-protection address **ARM7 Sound Registers** 4000400h 100h Sound Channel 0..15 (10h bytes each) SOUNDxCNT - Sound Channel X Control Register (R/W) 40004×0h 4 SOUNDxSAD - Sound Channel X Data Source Register (W) 40004x4h 4

```
40004x8h 2
               SOUNDxTMR - Sound Channel X Timer Register (W)
 40004xAh 2
               SOUNDxPNT - Sound Channel X Loopstart Register (W)
 40004xCh 4
               SOUNDXLEN - Sound Channel X Length Register (W)
 4000500h 2
               SOUNDCNT - Sound Control Register (R/W)
 4000504h 2
               SOUNDBIAS - Sound Bias Register (R/W)
 4000508h 1
               SNDCAPOCNT - Sound Capture O Control Register (R/W)
 4000509h 1
               SNDCAP1CNT - Sound Capture 1 Control Register (R/W)
 4000510h 4
               SNDCAPODAD - Sound Capture O Destination Address (R/W)
 4000514h 2
               SNDCAPOLEN - Sound Capture O Length (W)
 4000518h 4 SNDCAP1DAD - Sound Capture 1 Destination Address (R/W)
 400051Ch 2 SNDCAP1LEN - Sound Capture 1 Length (W)
ARM7 DSi Extra Registers
 40021Axh .. DSi Registers
 4004xxxh .. DSi Registers
 4004700h 2 DSi SNDEXCNT Register ;\mapped even in DS mode
 4004C0xh .. DSi GPIO Registers
ARM7 IPC/ROM
 4100000h 4 IPCFIFORECV - IPC Receive Fifo (R)
 4100010h 4 Gamecard bus 4-byte data in, for manual or dma read
ARM7 WLAN Registers
 4800000h .. Wifi WSO Region (32K) (Wifi Ports, and 8K Wifi RAM)
 4808000h .. Wifi WS1 Region (32K) (mirror of above, other waitstates)
ARM7 Hardcoded RAM Addresses for Exception Handling
 380FFC0h 4 DSi7 IRO IF2 Check Bits (hardcoded RAM address) (DSi only)
 380FFDCh .. NDS7 Debug Stacktop / Debug Vector (0=None)
 380FFF8h 4 NDS7 IRO IF Check Bits (hardcoded RAM address)
 380FFFCh 4 NDS7 IRQ Handler (hardcoded RAM address)
```

DS Memory Maps

NDS9 Memory Map

```
00000000h Instruction TCM (32KB) (not moveable) (mirror-able to 1000000h)
0xxxx000h Data TCM (16KB) (moveable)
02000000h Main Memory (4MB)
03000000h Shared WRAM (0KB, 16KB, or 32KB can be allocated to ARM9)
04000000h ARM9-I/O Ports
05000000h Standard Palettes (2KB) (Engine A BG/OBJ, Engine B BG/OBJ)
06000000h VRAM - Engine A, BG VRAM (max 512KB)
06200000h VRAM - Engine B, BG VRAM (max 128KB)
06400000h VRAM - Engine A, OBJ VRAM (max 256KB)
066000000h VRAM - Engine B, OBJ VRAM (max 128KB)
```

```
06800000h VRAM - "LCDC"-allocated (max 656KB)
07000000h OAM (2KB) (Engine A, Engine B)
08000000h GBA Slot ROM (max 32MB)
0A000000h GBA Slot RAM (max 64KB)
FFFF0000h ARM9-BIOS (32KB) (only 3K used)
```

The ARM9 Exception Vectors are located at FFFF0000h. The IRQ handler redirects to [DTCM+3FFCh].

NDS7 Memory Map

```
00000000h ARM7-BIOS (16KB)
02000000h Main Memory (4MB)
03000000h Shared WRAM (0KB, 16KB, or 32KB can be allocated to ARM7)
03800000h ARM7-WRAM (64KB)
0400000h ARM7-I/O Ports
04800000h Wireless Communications Wait State 0 (8KB RAM at 4804000h)
04808000h Wireless Communications Wait State 1 (I/O Ports at 4808000h)
06000000h VRAM allocated as Work RAM to ARM7 (max 256K)
08000000h GBA Slot ROM (max 32MB)
0A000000h GBA Slot RAM (max 64KB)
```

The ARM7 Exception Vectors are located at 00000000h. The IRQ handler redirects to [3FFFFFCh aka 380FFFCh].

Further Memory (not mapped to ARM9/ARM7 bus)

```
3D Engine Polygon RAM (52KBx2)
3D Engine Vertex RAM (72KBx2)
Firmware (256KB) (built-in serial flash memory)
GBA-BIOS (16KB) (not used in NDS mode)
NDS Slot ROM (serial 8bit-bus, max 4GB with default protocol)
NDS Slot FLASH/EEPROM/FRAM (serial 1bit-bus)
```

Shared-RAM

Even though Shared WRAM begins at 3000000h, programs are commonly using mirrors at 37F8000h (both ARM9 and ARM7). At the ARM7-side, this allows to use 32K Shared WRAM and 64K ARM7-WRAM as a continous 96K RAM block.

Undefined I/O Ports

On the NDS (at the ARM9-side at least) undefined I/O ports are always zero.

Undefined Memory Regions

16MB blocks that do not contain any defined memory regions (or that contain only mapped TCM regions) are typically completely undefined.

16MB blocks that do contain valid memory regions are typically containing mirrors of that memory in the unused upper part of the 16MB area (only exceptions are TCM and BIOS which are not mirrored).

DS Memory Control

Memory Control

DS Memory Control - Cache and TCM

DS Memory Control - Cartridges and Main RAM

DS Memory Control - WRAM

DS Memory Control - VRAM

DS Memory Control - BIOS

Memory Access Time

DS Memory Timings

DS Memory Control - Cache and TCM

TCM and Cache are controlled by the System Control Coprocessor, ARM CP15 System Control Coprocessor

The specifications for the NDS9 are:

Tightly Coupled Memory (TCM)

ITCM 32K, base=00000000h (fixed, not move-able)

DTCM 16K, base=moveable (default base=27C0000h)

Note: Although ITCM is NOT moveable, the NDS Firmware configures the ITCM size to 32MB, and so, produces ITCM mirrors at 0..1FFFFFFh. Furthermore, the PU can be used to lock/unlock memory in that region. That trick allows to move ITCM anywhere within the lower 32MB of memory.

Cache

Data Cache 4KB, Instruction Cache 8KB
4-way set associative method
Cache line 8 words (32 bytes)
Read-allocate method (ie. writes are not allocating cache lines)
Round-robin and Pseudo-random replacement algorithms selectable
Cache Lockdown, Instruction Prefetch, Data Preload
Data write-through and write-back modes selectable

Protection Unit (PU)

Recommended/default settings are:

Region Name Address Size Cache WBuf Code Data

```
Background
                         00000000h 4GB
0
        I/O and VRAM
                         04000000h 64MB
                                                      R/W
                                                           R/W
1
        Main Memory
                         02000000h 4MB
                                                      R/W
                                                           R/W
2
3
4
        ARM7-dedicated
                         027C0000h 256KB
        GBA Slot
                         08000000h 128MB
                                                           R/W
        DTCM
                         027C0000h 16KB
                                                           R/W
5
        ITCM
                         01000000h 32KB
                                                      R/W
                                                           R/W
6
        BIOS
                         FFFF0000h 32KB
                                                      R
                                          0n
                                                           R
        Shared Work
                         027FF000h 4KB
                                                           R/W
```

Notes: In Nintendo's hardware-debugger, Main Memory is expanded to 8MB (for that reason, some addresses are at 27NN000h instead 23NN000h) (some of the extra memory is reserved for the debugger, some can be used for game development). Region 2 and 7 are not understood? GBA Slot should be max 32MB+64KB, rounded up to 64MB, no idea why it is 128MB? DTCM and ITCM do not use Cache and Write-Buffer because TCM is fast. Above settings do not allow to access Shared Memory at 37F8000h? Do not use cache/wbuf for I/O, doing so might suppress writes, and/or might read outdated values. The main purpose of the Protection Unit is debugging, a major problem with GBA programs have been faulty accesses to memory address 00000000h and up (due to [base+offset] addressing with uninitialized (zero) base values). This problem has been fixed in the NDS, for the ARM9 processor at least, still there are various leaks: For example, the 64MB I/O and VRAM area contains only ca. 660KB valid addresses, and the ARM7 probably doesn't have a Protection Unit at all. Alltogether, the protection is better than in GBA, but it's still pretty crude compared with software debugging tools.

Region address/size are unified (same for code and data), however, cachabilty and access rights are non-unified (and may be separately defined for code and

Region address/size are unified (same for code and data), however, cachabilty and access rights are non-unified (and may be separately defined for code and data).

Note: The NDS7 doesn't have any TCM, Cache, or CP15.

DS Memory Control - Cartridges and Main RAM

```
4000204h - NDS9 - EXMEMCNT - 16bit - External Memory Control (R/W)
4000204h - NDS7 - EXMEMSTAT - 16bit - External Memory Status (R/W..R)
       32-pin GBA Slot SRAM Access Time
                                             (0-3 = 10, 8, 6, 18 \text{ cycles})
       32-pin GBA Slot ROM 1st Access Time (0-3 = 10, 8, 6, 18 \text{ cycles})
        32-pin GBA Slot ROM 2nd Access Time (0-1 = 6, 4 \text{ cycles})
       32-pin GBA Slot PHI-pin out (0-3 = Low, 4.19MHz, 8.38MHz, 16.76MHz)
        32-pin GBA Slot Access Rights
                                           (0=ARM9. 1=ARM7)
 8-10 Not used (always zero)
       17-pin NDS Slot Access Rights
                                           (0=ARM9, 1=ARM7)
 11
 12
        Not used (always zero)
 13
       NDS:Always set? ;set/tested by DSi bootcode: Main RAM enable, CE2 pin?
 14
       Main Memory Interface Mode Switch (0=Async/GBA/Reserved, 1=Synchronous)
 15
       Main Memory Access Priority
                                           (0=ARM9 Priority, 1=ARM7 Priority)
```

Bit0-6 can be changed by both NDS9 and NDS7, changing these bits affects the local EXMEM register only, not that of the other CPU. Bit7-15 can be changed by NDS9 only, changing these bits affects both EXMEM registers, ie. both NDS9 and NDS7 can read the current NDS9 setting.

Bit14=0 is intended for GBA mode, however, writes to this bit appear to be ignored? DS Main Memory Control

GBA Slot (8000000h-AFFFFFFh)

The GBA Slot can be mapped to ARM9 or ARM7 via EXMEMCNT.7.

For the selected CPU, memory at 8000000h-9FFFFFFh contains the "GBA ROM" region, and memory at A000000h-AFFFFFFh contains the "GBA SRAM" region (repeated every 64Kbytes). If there is no cartridge in GBA Slot, then the ROM/SRAM regions will contain open-bus values: SRAM region is FFh-filled (High-Z). And ROM region is filled by increasing 16bit values (Addr/2), possibly ORed with garbage depending on the selected ROM Access Time:

```
6 clks --> returns "Addr/2"
8 clks --> returns "Addr/2"
10 clks --> returns "Addr/2 OR FE08h" (or similar garbage)
18 clks --> returns "FFFFh" (High-Z)
```

For the deselected CPU, all memory at 8000000h-AFFFFFh becomes 00h-filled, this is required for bugged games like Digimon Story: Super Xros Wars (which is accidently reading deselected GBA SRAM at [main_ram_base+main_ram_addr*4], whereas it does presumably want to read Main RAM at [main_ram_base+index*4]).

DS Memory Control - WRAM

4000247h - NDS9 - WRAMCNT - 8bit - WRAM Bank Control (R/W) 4000241h - NDS7 - WRAMSTAT - 8bit - WRAM Bank Status (R)

Should not be changed when using Nintendo's API.

- 0-1 ARM9/ARM7 (0-3 = 32K/0K, 2nd 16K/1st 16K, 1st 16K/2nd 16K, 0K/32K)
- 2-7 Not used

The ARM9 WRAM area is 3000000h-3FFFFFh (16MB range).

The ARM7 WRAM area is 3000000h-37FFFFFh (8MB range).

The allocated 16K or 32K are mirrored everywhere in the above areas.

De-allocation (0K) is a special case: At the ARM9-side, the WRAM area is then empty (containing undefined data). At the ARM7-side, the WRAM area is then containing mirrors of the 64KB ARM7-WRAM (the memory at 3800000h and up).

DS Memory Control - VRAM

4000240h - NDS7 - VRAMSTAT - 8bit - VRAM Bank Status (R)

- 0 VRAM C enabled and allocated to NDS7 (0=No, 1=Yes)
- 1 VRAM D enabled and allocated to NDS7 (0=No, 1=Yes)
- 2-7 Not used (always zero)

The register indicates if VRAM C/D are allocated to NDS7 (as Work RAM), ie. if VRAMCNT_C/D are enabled (Bit7=1), with MST=2 (Bit0-2). However, it does not reflect the OFS value.

```
4000240h - NDS9 - VRAMCNT A - 8bit - VRAM-A (128K) Bank Control (W)
4000241h - NDS9 - VRAMCNT B - 8bit - VRAM-B (128K) Bank Control (W)
4000242h - NDS9 - VRAMCNT C - 8bit - VRAM-C (128K) Bank Control (W)
4000243h - NDS9 - VRAMCNT D - 8bit - VRAM-D (128K) Bank Control (W)
4000244h - NDS9 - VRAMCNT E - 8bit - VRAM-E (64K) Bank Control (W)
4000245h - NDS9 - VRAMCNT F - 8bit - VRAM-F (16K) Bank Control (W)
4000246h - NDS9 - VRAMCNT G - 8bit - VRAM-G (16K) Bank Control (W)
4000248h - NDS9 - VRAMCNT H - 8bit - VRAM-H (32K) Bank Control (W)
4000249h - NDS9 - VRAMCNT I - 8bit - VRAM-I (16K) Bank Control (W)
  0 - 2
       VRAM MST
                              :Bit2 not used by VRAM-A.B.H.I
       VRAM Offset (0-3)
                              ;Offset not used by VRAM-E,H,I
       Not used
  5-6
  7
        VRAM Enable (0=Disable, 1=Enable)
There is a total of 656KB of VRAM in Blocks A-I.
Table below shows the possible configurations.
  VRAM
          SIZE MST OFS
                          ARM9, Plain ARM9-CPU Access (so-called LCDC mode)
  Α
          128K 0
                           6800000h-681FFFh
  В
          128K 0
                           6820000h-683FFFFh
          128K 0
                           6840000h-685FFFFh
  D
          128K 0
                           6860000h-687FFFh
  Ε
          64K
               0
                           6880000h-688FFFFh
  F
                           6890000h-6893FFFh
          16K
          16K
               0
                           6894000h-6897FFFh
  Н
               0
          32K
                           6898000h-689FFFFh
  Τ
               0
          16K
                           68A0000h-68A3FFFh
  VRAM
          SIZE MST OFS
                          ARM9, 2D Graphics Engine A, BG-VRAM (max 512K)
  A,B,C,D 128K 1
                     0..3 6000000h+(20000h*0FS)
               1
                           6000000h
  Ε
          64K
  F,G
          16K
               1
                     0..3 6000000h+(4000h*0FS.0)+(10000h*0FS.1)
                          ARM9, 2D Graphics Engine A, OBJ-VRAM (max 256K)
          SIZE MST
  VRAM
                    0FS
          128K 2
                     0..1 6400000h+(20000h*0FS.0) ;(0FS.1 must be zero)
  A.B
  F
          64K
               2
                           6400000h
  F,G
          16K
                     0...3 6400000h+(4000h*0FS.0)+(10000h*0FS.1)
  VRAM
          SIZE MST
                    0FS
                          2D Graphics Engine A, BG Extended Palette
                           Slot 0-3 ; only lower 32K used
          64K
                4
                     0..1 Slot 0-1 (OFS=0), Slot 2-3 (OFS=1)
  F,G
          16K
                          2D Graphics Engine A, OBJ Extended Palette
  VRAM
          SIZE MST
                    0FS
                           Slot 0 ;16K each (only lower 8K used)
  F,G
          16K
                5
                          Texture/Rear-plane Image
  VRAM
          SIZE MST OFS
```

```
A,B,C,D 128K 3
                  0...3 Slot OFS(0-3) ;(Slot2-3: Texture, or Rear-plane)
VRAM
       SIZE MST
                  0FS
                        Texture Palette
Ε
       64K
             3
                        Slots 0-3
                                                 ;OFS=don't care
                  0..3 Slot (OFS.0*1)+(OFS.1*4); ie. Slot 0, 1, 4, or 5
F,G
       16K
       SIZE MST
                  0FS
                       ARM9, 2D Graphics Engine B, BG-VRAM (max 128K)
VRAM
       128K 4
                        6200000h
C
       32K
            1
                        6200000h
Ι
       16K
            1
                        6208000h
VRAM
       SIZE MST OFS
                       ARM9. 2D Graphics Engine B. OBJ-VRAM (max 128K)
       128K 4
                        6600000h
Ι
       16K
             2
                        6600000h
                       2D Graphics Engine B, BG Extended Palette
VRAM
       SIZE MST OFS
       32K
             2
                        Slot 0-3
VRAM
       SIZE MST OFS
                       2D Graphics Engine B, OBJ Extended Palette
       16K
                        Slot 0 ; (only lower 8K used)
Ι
VRAM
       SIZE MST OFS
                       <ARM7>, Plain <ARM7>-CPU Access
       128K 2
                  0..1 6000000h+(20000h*0FS.0) :0FS.1 must be zero
C,D
```

Notes

In Plain-CPU modes, VRAM can be accessed only by the CPU (and by the Capture Unit, and by VRAM Display mode). In "Plain <ARM7>-CPU Access" mode, the VRAM blocks are allocated as Work RAM to the NDS7 CPU.

In BG/OBJ VRAM modes, VRAM can be accessed by the CPU at specified addresses, and by the display controller.

In Extended Palette and Texture Image/Palette modes, VRAM is not mapped to CPU address space, and can be accessed only by the display controller (so, to initialize or change the memory, it should be temporarily switched to Plain-CPU mode).

All VRAM (and Palette, and OAM) can be written to only in 16bit and 32bit units (STRH, STR opcodes), 8bit writes are ignored (by STRB opcode). The only exception is "Plain <ARM7>-CPU Access" mode: The ARM7 CPU can use STRB to write to VRAM (the reason for this special feature is that, in GBA mode, two 128K VRAM blocks are used to emulate the GBA's 256K Work RAM).

Other Video RAM

Aside from the map-able VRAM blocks, there are also some video-related memory regions at fixed addresses:

```
5000000h Engine A Standard BG Palette (512 bytes)
5000200h Engine A Standard OBJ Palette (512 bytes)
5000400h Engine B Standard BG Palette (512 bytes)
5000600h Engine B Standard OBJ Palette (512 bytes)
7000000h Engine A OAM (1024 bytes)
7000400h Engine B OAM (1024 bytes)
```

DS Memory Control - BIOS

4000308h - NDS7 - BIOSPROT - Bios-data-read-protection address

Used to double-protect the first some KBytes of the NDS7 BIOS. The BIOS is split into two protection regions, one always active, one controlled by the BIOSPROT register. The overall idea is that only the BIOS can read from itself, any other attempts to read from that regions return FFh-bytes.

```
Opcodes at... Can read from Expl.

0..[BIOSPROT]-1 0..3FFFh Double-protected (when BIOSPROT is set)

[BIOSPROT]..3FFFh [BIOSPROT]..3FFFh Normal-protected (always active)
```

The initial BIOSPROT setting on power-up is zero (disabled). Before starting the cartridge, the BIOS boot code sets the register to 1204h (actually 1205h, but the mis-aligned low-bit is ignored). Once when initialized, further writes to the register are ignored.

The double-protected region contains the exception vectors, some bytes of code, and the cartridge KEY1 encryption seed (about 4KBytes). As far as I know, it is impossible to unlock the memory once when it is locked, however, with some trickery, it is possible execute code before it gets locked. Also, the two THUMB opcodes at 05ECh can be used to read all memory at 0..3FFFh,

```
05ECh ldrb r3,[r3,12h] ; requires incoming r3=src-12h
05EEh pop r2,r4,r6,r7,r15 ; requires dummy values & THUMB retadr on stack
```

Additionally most BIOS functions (eg. CpuSet), include a software-based protection which rejects source addresses in the BIOS area (the only exception is GetCRC16, though it still cannot bypass the BIOSPROT setting).

Note

The NDS9 BIOS doesn't include any software or hardware based read protection.

DS Memory Timings

System Clock

```
Bus clock = 33MHz (33.513982 MHz) (1FF61FEh Hertz)
NDS7 clock = 33MHz (same as bus clock)
NDS9 clock = 66MHz (internally twice bus clock; for cache/tcm)
```

Most timings in this document are specified for 33MHz clock (not for the 66MHz clock). Respectively, NDS9 timings are counted in "half" cycles.

Memory Access Times

Tables below show the different access times for code/data fetches on arm7/arm9 cpus, measured for sequential/nonsequential 32bit/16bit accesses.

```
NDS7/CODE
N32 S32 N16 S16 Bus
9 2 8 1 16 9 9 4.5 4.5 16 Main RAM (read) (cache off)
1 1 1 1 32 4 4 2 2 32 WRAM,BIOS,I/O,OAM
2 2 1 1 16 5 5 2.5 2.5 16 VRAM,Palette RAM
16 12 10 6 16 19 19 9.5 9.5 16 GBA ROM (example 10,6 access)
- - - - - - 0.5 0.5 0.5 0.5 32 TCM, Cache_Hit
- - - - - - - (--Load 8 words--) Cache_Miss
```

```
N32 S32 N16 S16 Bus
                                   16 Main RAM (read) (cache off)
                                   32 WRAM, BIOS, I/O, OAM
   2
              16
                                   16 VRAM, Palette RAM
                                   16 GBA ROM (example 10,6 access)
  12 9
                    19 12 13 6
                    13 10 13 10 8
                                       GBA RAM (example 10 access)
                    0.5 0.5 0.5 -
                                   32 TCM, Cache Hit
                    (--Load 8 words--)
                                      Cache Miss
                    11 11 11 -
                                   32 Cache Miss (BIOS)
                    23 23 23 -
                                   16 Cache Miss (Main RAM)
```

All timings are counted in 33MHz units (so "half" cycles can occur on NDS9).

Note: 8bit data accesses have same timings than 16bit data.

```
*** DS Memory Timing Notes ***
```

The NDS timings are altogether pretty messed up, with different timings for CODE and DATA fetches, and different timings for NDS7 and NDS9...

NDS7/CODE

Timings for this region can be considered as "should be" timings.

NDS7/DATA

Quite the same as NDS7/CODE. Except that, nonsequential Main RAM accesses are 1 cycle slower, and more strange, nonsequential GBA Slot accesses are 1 cycle faster.

NDS9/CODE

This is the most messiest timing. An infamous PENALTY of 3 cycles is added to all nonsequential accesses (except cache, tcm, and main ram). And, all opcode fetches are forcefully made nonsequential 32bit (the NDS9 simply doesn't support fast sequential opcode fetches). That applies also for THUMB code (two 16bit opcodes are fetched by a single nonsequential 32bit access) (so the time per 16bit opcode is one half of the 32bit fetch) (unless a branch causes only one of the two 16bit opcodes to be executed, then that opcode will have the full 32bit access time).

NDS9/DATA

Allows both sequential and nonsequential access, and both 16bit and 32bit access, so it's faster than NDS9/CODE. Nethertheless, it's still having the 3 cycle PENALTY on nonsequential accesses. And, similar as NDS7/DATA, it's also adding 1 cycle to nonsequential Main RAM accesses.

*** More Timing Notes / Lots of unsorted Info ***

Actual CPU Performance

The 33MHz NDS7 is running more or less nicely at 33MHz. However, the so-called "66MHz" NDS9 is having <much> higher waitstates, and it's effective bus speed is barely about 8..16MHz, the only exception is code/data in cache/tcm, which is eventually reaching real 66MHz (that, assuming cache HITS, otherwise,

in case of cache MISSES, the cached memory timing might even drop to 1.4MHz or so?).

ARM9 opcode fetches are always N32 + 3 waits.

S16 and N16 do not exist (because thumb-double-fetching) (see there).

S32 becomes N32 (ie. the ARM9 does NOT support fast sequential timing).

That N32 is having same timing as normal N32 access on NDS7, plus 3 waits.

Eg. an ARM9 N32 or S32 to 16bit bus will take: N16 + S16 + 3 waits.

Eg. an ARM9 N32 or S32 to 32bit bus will take: N32 + 3 waits.

Main Memory is ALWAYS having the nonsequential 3 wait PENALTY (even on ARM7).

ARM9 Data fetches however are allowed to use sequential timing, as well as raw 16bit accesses (which aren't forcefully expanded to slow 32bit accesses). Nethertheless, the 3 wait PENALTY is added to any NONSEQUENTIAL accesses.

Only exceptions are cache and tem which do not have that penalty.

NDS9 Busses

Unlike ARM7, the ARM9 has separate code and data busses, allowing it to perform code and data fetches simultaneously (provided that both are in different memory regions).

Normally, opcode execution times are calculated as "(codetime+datatime)", with the two busses, it can (ideally) be "MAX(codetime,datatime)", so the data access time may virtually take "NULL" clock cycles.

In practice, DTCM and Data Cache access can take NULL cycles (however, data access to ITCM can't).

When executing code in cache/itcm, data access to non-cache/tcm won't be any faster than with only one bus (as it's best, it could subtract 0.5 cycles from datatime, but, the access must be "aligned" to the bus-clock, so the "datatime-0.5" will be rounded back to the original "datatime").

When executing code in uncached main ram, and accessing data (elsewhere than in main memory, cache/tcm), then execution time is typically "codetime+datatime-2".

NDS9 Internal Cycles

Additionally to codetime+datatime, some opcodes include one or more internal cycles. Compared with ARM7, the behaviour of that internal cycles is slightly different on ARM9. First of, on the NDS9, the internal cycles are of course "half" cycles (ie. counted in 66MHz units, not in 33MHz units) (although they may get rounded to "full" cycles upon next memory access outside tcm/cache). And, the ARM9 is in some cases "skipping" the internal cycles, that often depending on whether or not the next opcode is using the result of the current opcode.

Another big difference is that the ARM9 has lost the fast-multiply feature for small numbers; in some cases that may result in faster execution, but may also

result in slower execution (one workaround would be to manually replace MUL opcodes by the new ARM9 halfword multiply opcodes); the slowest case are MUL opcodes that do update flags (eg. MULS, MLAS, SMULLS, etc. in ARM mode, and all ALL multiply opcodes in THUMB mode).

NDS9 Thumb Code

In thumb mode, the NDS9 is fetching two 16bit opcodes by a single 32bit read. In case of 32bit bus, this reduces the amount of memory traffic and may result in faster execution time, of course that works only if the two opcodes are within a word-aligned region (eg. loops at word-aligned addresses will be faster than non-aligned loops). However, the double-opcode-fetching is also done on 16bit bus memory, including for unnecessary fetches, such like opcodes after branch commands, so the feature may cause heavy slowdowns.

Main Memory

Reportedly, the main memory access times would be 5 cycles (nonsequential read), 4 cycles (nonsequential write), and 1 cycle (sequential read or write). Plus whatever termination cycles. Plus 3 cycles on nonsequential access to the last 2-bytes of a 32-byte block.

That's of course all wrong. Reads are much slower than 5 cycles. Not yet tested if writes are faster. And, I haven't been able to reproduce the 3 cycles on last 2-bytes effect, actually, it looks more as if that 3 cycles are accidently added to ALL nonsequential accesses, at ALL main memory addresses, and even to most OTHER memory regions... which might be the source of the PENALTY which occurs on VRAM/WRAM/OAM/Palette and I/O accesses.

DMA

In some cases DMA main memory read cycles are reportedly performed simultaneously with DMA write cycles to other memory.

NDS9

On the NDS9, all external memory access (and I/O) is delayed to bus clock (or actually MUCH slower due to the massive waitstates), so the full 66MHz can be used only internally in the NDS9 CPU core, ie. with cache and TCM.

Bus Clock

The exact bus clock is specified as 33.513982 MHz (1FF61FEh Hertz). However, on my own NDS, measured in relation to the RTC seconds IRQ, it appears more like 1FF6231h, that inaccuary of 1 cycle per 657138 cycles (about one second per week) on either oscillator, isn't too significant though.

GBA Slot

The access time for GBA slot can be configured via EXMEMCNT register.

VRAM Waitstates

Additionally, on NDS9, a one cycle wait can be added to VRAM accesses (when the video controller simultaneously accesses it) (that can be disabled by Forced Blank, see DISPCNT.Bit7). Moreover, additional VRAM waitstates occur when using the video capture function.

Note: VRAM being mapped to NDS7 is always free of additional waits.

DS Video

The NDS has two 2D Video Engines, each basically the same as in GBA, see GBA LCD Video Controller

NDS Specific 2D Video Features

DS Video Stuff

DS Video BG Modes / Control

DS Video OBJs

DS Video Extended Palettes

DS Video Capture and Main Memory Display Mode

DS Video Display System Block Diagram

For Display Power Control (and Display Swap), and VRAM Allocation, see

DS Power Management

DS Memory Control - VRAM

DS Video Stuff

DS Display Dimensions / Timings

Dot clock = 5.585664 MHz (=33.513982 MHz / 6)

H-Timing: 256 dots visible, 99 dots blanking, 355 dots total (15.7343KHz)

V-Timing: 192 lines visible, 71 lines blanking, 263 lines total (59.8261 Hz)

The V-Blank cycle for the 3D Engine consists of the 23 lines, 191..213.

Screen size 62.5mm x 47.0mm (each) (256x192 pixels)

Vertical space between screens 22mm (equivalent to 90 pixels)

400006Ch - NDS9 - MASTER BRIGHT - 16bit - Master Brightness Up/Down

```
Factor used for 6bit R,G,B Intensities (0-16, values >16 same as 16)
       Brightness up: New = 0ld + (63-0ld) * Factor/16
       Brightness down: New = Old - Old
                                             * Factor/16
5-13 Not used
```

14-15 Mode (0=Disable, 1=Up, 2=Down, 3=Reserved)

16-31 Not used

DISPSTAT/VCOUNT

The LY and LYC values are in range 0..262, so LY/LYC values have been expanded to 9bit values: LY = VCOUNT Bit 0..8, and LYC=DISPSTAT Bit8..15,7.

VCOUNT register is write-able, allowing to synchronize linked DS consoles.

For proper synchronization:

write new LY values only in range of 202..212 write only while old LY values are in range of 202..212

DISPSTAT/VCOUNT supported by NDS9 (Engine A Ports, without separate Engine B Ports), and by NDS7 (allowing to synchronize NDS7 with display timings).

Similar as on GBA, the VBlank flag isn't set in the last line (ie. only in lines 192..261, but not in line 262).

Although the drawing time is only 1536 cycles (256*6), the NDS9 H-Blank flag is "0" for a total of 1606 cycles (and, for whatever reason, a bit longer, 1613 cycles in total, on NDS7).

VRAM Waitstates

The display controller performs VRAM-reads once every 6 clock cycles, a 1 cycle waitstate is generated if the CPU simultaneously accesses VRAM. With capture enabled, additionally VRAM-writes take place once every 6 cycles, so the total VRAM-read/write access rate is then once every 3 cycles.

DS Window Glitches

The DS counts scanlines in range 0..262 (0..106h), of which only the lower 8bit are compared with the WIN0V/WIN1V register settings. Respectively, Y1 coordinates 00h..06h will be triggered in scanlines 100h-106h by mistake. That means, the window gets activated within VBlank period, and will be active in scanline 0 and up (that is no problem with Y1=0, but Y1=1..6 will appear as if if Y1 would be 0). Workaround would be to disable the Window during VBlank, or to change Y1 during VBlank (to a value that does not occur during VBlank period, ie. 7..191).

Also, there's a problem to fit the 256 pixel horizontal screen resolution into 8bit values: X1=00h is treated as 0 (left-most), X2=00h is treated as 100h (right-most). However, the window is not displayed if X1=X2=00h; the window width can be max 255 pixels.

2D Engines

Includes two 2D Engines, called A and B. Both engines are accessed by the ARM9 processor, each using different memory and register addresses:

Region	_Engine A_			_Engine B_		
I/O Ports	4000000h			4001000h		
Palette	5000000h	(1K)		5000400h	(1K)	
BG VRAM	6000000h	(max	512K)	6200000h	(max	128K)
OBJ VRAM	6400000h	(max	256K)	6600000h	(max	128K)
MAO	7000000h	(1K)		7000400h	(1K)	

Engine A additionally supports 3D and large-screen 256-color Bitmaps, plus main-memory-display and vram-display modes, plus capture unit.

Viewing Angles

The LCD screens are best viewed at viewing angles of 90 degrees. Colors may appear distorted, and may even become invisible at other viewing angles. When the console is handheld, both screens can be turned into preferred direction. When the console is settled on a table, only the upper screen can be turned, but the lower screen is stuck into horizontal position - which results in rather bad visibility (unless the user moves his/her head directly above of it).

```
Bit4-7 "COMMAND2" (?)
Bit8-11 "COMMAND3" (?)
```

This register has been mentioned in an early I/O map from Nintendo, as far as I know, the register isn't used by any games/firmware/bios, not sure if it does really exist on release-version, or if it's been prototype stuff...?

DS-Lite Screens

The screens in the DS-Lite seem to allow a wider range of vertical angles.

The bad news is that the colors of the DS-Lite are (no surprise) not backwards compatible with older NDS and GBA displays. The good news is that Nintendo has finally reached near-CRT-quality (without blurred colors), so one could hope that they won't show up with more displays with other colors in future. Don't know if there's an official/recommended way to detect DS-Lite displays (?) possible methods would be whatever values in Firmware header, or by functionality of Power Managment device, or (not too LCD-related) by Wifi Chip ID.

DS Video BG Modes / Control

4000000h - NDS9 - DISPCNT

```
Bit Engine Expl.
     A+B
0-2
           BG Mode
           BGO 2D/3D Selection (instead CGB Mode) (0=2D, 1=3D)
      A+B
           Tile OBJ Mapping
                                    (0=2D; \max 32KB, 1=1D; \max 32KB...256KB)
           Bitmap OBJ 2D-Dimension (0=128x512 dots, 1=256x256 dots)
      A+B
                                  (0=2D; max 128KB, 1=1D; max 128KB..256KB)
      A+B
            Bitmap OBJ Mapping
7-15 A+B
            Same as GBA
           Display Mode (Engine A: 0..3, Engine B: 0..1, GBA: Green Swap)
16-17 A+B
           VRAM block (0..3=VRAM A..D) (For Capture & above Display Mode=2)
18-19 A
           Tile OBJ 1D-Boundary
20-21 A+B
                                  (see Bit4)
           Bitmap OBJ 1D-Boundary (see Bit5-6)
22
     Α
           OBJ Processing during H-Blank (was located in Bit5 on GBA)
23
     A+B
           Character Base (in 64K steps) (merged with 16K step in BGxCNT)
24-26 A
27-29 A
            Screen Base (in 64K steps) (merged with 2K step in BGxCNT)
           BG Extended Palettes (0=Disable, 1=Enable)
30
     A+B
      A+B
           OBJ Extended Palettes (0=Disable, 1=Enable)
31
```

BG Mode

Engine A BG Mode (DISPCNT LSBs) (0-6, 7=Reserved) Mode BG0 BG1 BG2 BG3 Text/3D Text Text Text 1 Text/3D Text Text Affine Text/3D Text Affine Affine 3 Text/3D Text Text Extended Text/3D Text Affine Extended

```
5 Text/3D Text Extended Extended
6 3D - Large -
Of which, the "Extended" modes are sub-selected by BGxCNT bits:
BGxCNT.Bit7 BGxCNT.Bit2 Extended Affine Mode Selection
0 CharBaseLsb rot/scal with 16bit bgmap entries (Text+Affine mixup)
1 0 rot/scal 256 color bitmap
1 1 rot/scal direct color bitmap
```

Engine B: Same as above, except that: Mode 6 is reserved (no Large screen bitmap), and BG0 is always Text (no 3D support).

Affine = formerly Rot/Scal mode (with 8bit BG Map entries)

Large Screen Bitmap = rot/scal 256 color bitmap (using all 512K of 2D VRAM)

Display Mode (DISPCNT.16-17):

- 0 Display off (screen becomes white)
- 1 Graphics Display (normal BG and OBJ layers)
- 2 Engine A only: VRAM Display (Bitmap from block selected in DISPCNT.18-19)
- 3 Engine A only: Main Memory Display (Bitmap DMA transfer from Main RAM)

Mode 2-3 display a raw direct color bitmap (15bit RGB values, the upper bit in each halfword is unused), without any further BG,OBJ,3D layers, these modes are completely bypassing the 2D/3D engines as well as any 2D effects, however the Master Brightness effect can be applied to these modes. Mode 2 is particularly useful to display captured 2D/3D images (in that case it can indirectly use the 2D/3D engine).

BGxCNT

```
character base extended from bit2-3 to bit2-5 (bit4-5 formerly unused)
  engine A screen base: BGxCNT.bits*2K + DISPCNT.bits*64K
  engine B screen base: BGxCNT.bits*2K + 0
  engine A char base: BGxCNT.bits*16K + DISPCNT.bits*64K
  engine B char base: BGxCNT.bits*16K + 0
char base is used only in tile/map modes (not bitmap modes)
screen base is used in tile/map modes,
screen base used in bitmap modes as BGxCNT.bits*16K, without DISPCNT.bits*64K
screen base however NOT used at all for Large screen bitmap mode
  bacnt size text
                        rotscal
                                   bitmap
                                             large bmp
              256x256 128x128
                                   128x128 512x1024
  1
              512x256 256x256
                                   256x256 1024x512
              256x512 512x512
                                   512x256 -
              512x512 1024x1024 512x512 -
```

bitmaps that require more than 128K VRAM are supported on engine A only.

For BGxCNT.Bit7 and BGxCNT.Bit2 in Extended Affine modes, see above BG Mode description (extended affine doesn't include 16-color modes, so color depth bit can be used for mode selection. Also, bitmap modes do not use charbase, so charbase.0 can be used for mode selection as well).

```
for BGOCNT, BG1CNT only: bit13 selects extended palette slot
```

```
(BGO: 0=Slot0, 1=Slot2, BG1: 0=Slot1, 1=Slot3)
```

Direct Color Bitmap BG, and Direct Color Bitmap OBJ

BG/OBJ Supports 32K colors (15bit RGB value) - so far same as GBAs BG.

However, the upper bit (Bit15) is used as Alpha flag. That is, Alpha=0=Transparent, Alpha=1=Normal (ie. on the NDS, Direct Color values 0..7FFFh are NOT displayed).

Unlike GBA bitmap modes, NDS bitmap modes are supporting the Area Overflow bit (BG2CNT and BG3CNT, Bit 13).

DS Video OBJs

DS OBJ Priority

The GBA has been assigning OBJ priority in respect to the 7bit OAM entry number, regardless of the OBJs 2bit BG-priority attribute (which allowed to specify invalid priority orders). That problem has been fixed in DS mode by combining the above two values into a 9bit priority value.

OBJ Tile Mapping (DISPCNT.4,20-21):

Bit4	Bit20-21	Dimension	Boundary	Total	;Notes
0	X	2D	32	32K	;Same as GBA 2D Mapping
1	0	1D	32	32K	;Same as GBA 1D Mapping
1	1	1D	64	64K	
1	2	1D	128	128K	
1	3	1D	256	256K	;Engine B: 128K max

TileVramAddress = TileNumber * BoundaryValue

Even if the boundary gets changed, OBJs are kept composed of 8x8 tiles.

Bitmap OBJ Mapping (DISPCNT.6,5,22):

Bitmap OBJs are 15bit Direct Color data, plus 1bit Alpha flag (in bit15).

Bit6	Bit5	Bit22	Dimension	Boundary	Total	;Notes
0	0	Χ	2D/128 dots	8x8 dots	128K	;Source Bitmap width 128 dots
0	1	Χ	2D/256 dots	8x8 dots	128K	;Source Bitmap width 256 dots
1	0	0	1D	128 bytes	128K	;Source Width = Target Width
1	0	1	1D	256 bytes	256K	;Engine A only
1	1	Χ	Reserved	•		-

In 1D mapping mode, the Tile Number is simply multiplied by the boundary value.

- 1D_BitmapVramAddress = TileNumber(0..3FFh) * BoundaryValue(128..256)
- 2D BitmapVramAddress = (TileNo AND MaskX)*10h + (TileNo AND NOT MaskX)*80h

In 2D mode, the Tile Number is split into X and Y indices, the X index is located in the LSBs (ie. MaskX=0Fh, or MaskX=1Fh, depending on DISPCNT.5).

OBJ Attribute 0 and 2

Setting the OBJ Mode bits (Attr 0, Bit10-11) to a value of 3 has been prohibited in GBA, however, in NDS it selects the new Bitmap OBJ mode; in that mode, the Color depth bit (Attr 0, Bit13) should be set to zero; also in that mode, the color bits (Attr 2, Bit 12-15) are used as Alpha-OAM value (instead of as palette setting).

OBJ Vertical Wrap

On the GBA, a large OBJ (with 64pix height, scaled into double-size region of 128pix height) located near the bottom of the screen has been wrapped to the top of the screen (and was NOT displayed at the bottom of the screen).

This problem has been "corrected" in the NDS (except in GBA mode), that is, on the NDS, the OBJ appears BOTH at the top and bottom of the screen. That isn't necessarily better - the advantage is that one can manually enable/disable the OBJ in the desired screen-half on IRQ level; that'd be required only if the wrapped portion is non-transparent.

DS Video Extended Palettes

Extended Palettes

When allocating extended palettes, the allocated memory is not mapped to the CPU bus, so the CPU can access extended palette only when temporarily deallocating it.

Color 0 of all standard/extended palettes is transparent, color 0 of BG standard palette 0 is used as backdrop. extended palette memory must be allocated to VRAM.

```
BG Extended Palette enabled in DISPCNT Bit 30, when enabled, standard palette --> 16-color tiles (with 16bit bgmap entries) (text) 256-color tiles (with 8bit bgmap entries) (rot/scal) 256-color bitmaps backdrop-color (color 0) extended palette --> 256-color tiles (with 16bit bgmap entries)(text,rot/scal)
```

Allocated VRAM is split into 4 slots of 8K each (32K used in total), normally BG0..3 are using Slot 0..3, however BG0 and BG1 can be optionally changed to BG0=Slot2, and BG1=Slot3 via BG0CNT and BG1CNT.

OBJ Extended Palette enabled in DISPCNT Bit 31, when enabled,

```
16 colors x 16 palettes --> standard palette memory (=256 colors) 256 colors x 16 palettes --> extended palette memory (=4096 colors)
```

Extended OBJ palette memory must be allocated to VRAM F, G, or I (which are 16K) of which only the first 8K are used for extended palettes (=1000h 16bit entries).

DS Video Capture and Main Memory Display Mode

4000064h - NDS9 - DISPCAPCNT - 32bit - Display Capture Control Register (R/W)

```
Capture is supported for Display Engine A only.
```

```
(0..16 = Blending Factor for Source A)
0-4 EVA
5-7
      Not used
                         (0..16 = Blending Factor for Source B)
8-12 FVB
13-15 Not used
16-17 VRAM Write Block (0..3 = VRAM A..D) (VRAM must be allocated to LCDC)
18-19 VRAM Write Offset (0=00000h, 0=08000h, 0=10000h, 0=18000h)
20-21 Capture Size
                         (0=128\times128, 1=256\times64, 2=256\times128, 3=256\times192 \text{ dots})
22-23 Not used
                         (0=Graphics Screen BG+3D+0BJ, 1=3D Screen)
24
      Source A
25
                         (0=VRAM, 1=Main Memory Display FIF0)
      Source B
26-27 VRAM Read Offset (0=00000h, 0=08000h, 0=10000h, 0=18000h)
      Not used
29-30 Capture Source
                         (0=Source A, 1=Source B, 2/3=Sources A+B blended)
                         (0=Disable/Ready, 1=Enable/Busy)
31
      Capture Enable
```

Notes:

VRAM Read Block (VRAM A..D) is selected in DISPCNT Bits 18-19.

VRAM Read Block can be (or must be ?) allocated to LCDC (MST=0).

VRAM Read Offset is ignored (zero) in VRAM Display Mode (DISPCNT.16-17).

VRAM Read/Write Offsets wrap to 00000h when exceeding 1FFFFh (max 128K).

Capture Sizes less than 256x192 capture the upper-left portion of the screen.

Blending factors EVA and EVB are used only if "Source A+B blended" selected.

After setting the Capture Enable bit, capture starts at next line 0, and the capture enable/busy bit is then automatically cleared (in line 192, regardless of the capture size).

```
Capture data is 15bit color depth (even when capturing 18bit 3D-images).

Capture A: Dest_Intensity = SrcA_Intensitity; Dest_Alpha=SrcA_Alpha.

Capture B: Dest_Intensity = SrcB_Intensitity; Dest_Alpha=SrcB_Alpha.

Capture A+B (blending):

Dest_Intensity = ( (SrcA_Intensitity * SrcA_Alpha * EVA) + (SrcB_Intensitity * SrcB_Alpha * EVB) ) / 16

Dest_Alpha = (SrcA_Alpha_AND_(EVA>0)) OR_(SrcB_Alpha_AND_EVB>0))
```

Capture provides a couple of interesting effects.

For example, 3D Engine output can be captured via source A (to LCDC-allocated VRAM), in the next frame, either Graphics Engine A or B can display the captured 3D image in VRAM image as BG2, BG3, or OBJ (from BG/OBJ-allocated VRAM); this method requires to switch between LCDC- and BG/OBJ-allocation.

Another example would be to capture Engine A output, the captured image can be displayed (via VRAM Display mode) in the following frames, simultaneously the new Engine A output can be captured, blended with the old captured image; in that mode moved objects will leave traces on the screen; this method works with a single LCDC-allocated VRAM block.

DS Video Display System Block Diagram

4000068h - NDS9 - DISP MMEM FIFO - 32bit - Main Memory Display FIFO (R?/W)

Intended to send 256x192 pixel 32K color bitmaps by DMA directly

- to Screen A (set DISPCNT to Main Memory Display mode), or
- to Display Capture unit (set DISPCAPCNT to Main Memory Source).


The FIFO can receive 4 words (8 pixels) at a time, each pixel is a 15bit RGB value (the upper bit, bit15, is unused).

Set DMA to Main Memory mode, 32bit transfer width, word count set to 4, destination address to DISP_MMEM_FIFO, source address must be in Main Memory.

Transfer starts at next frame.

Main Memory Display/Capture is supported for Display Engine A only.

DS Video Display System Block Diagram



Main Memory		 DMA 		in Memory splay FIFO		 >		
	> >	2D Graphic Engine B	 	BG3-> BG3-> BG2-> BG1->	> and > Special > Effects		 Master Bright B	

DS 3D Video

DS 3D Overview

DS 3D I/O Map

DS 3D Display Control

DS 3D Geometry Commands

DS 3D Matrix Load/Multiply

DS 3D Matrix Types

DS 3D Matrix Stack

DS 3D Matrix Examples (Projection)

DS 3D Matrix Examples (Rotate/Scale/Translate)

DS 3D Matrix Examples (Maths Basics)

DS 3D Polygon Attributes

DS 3D Polygon Definitions by Vertices

DS 3D Polygon Light Parameters

DS 3D Shadow Polygons

DS 3D Texture Attributes

DS 3D Texture Formats

DS 3D Texture Coordinates

DS 3D Texture Blending

DS 3D Toon, Edge, Fog, Alpha-Blending, Anti-Aliasing

DS 3D Status

DS 3D Tests

DS 3D Rear-Plane

DS 3D Final 2D Output

3D is more or less (about 92%) understood and described.

DS 3D Overview

The NDS 3D hardware consists of a Geometry Engine, and a Rendering Engine.

Geometry Engine (Precalculate coordinates & assign polygon attributes)

Geometry commands can be sent via Ports 4000440h and up (or alternately, written directly to Port 4000400h).

The commands include matrix and vector multiplications, the purpose is to rotate/scale/translate coordinates (vertices), the resulting coordinates are stored in Vertex RAM.

Moreover, it allows to assign attributes to the polygons and vertices, that includes vertex colors (or automatically calculated light colors), texture attributes, number of vertices per polygon (three or four), and a number of flags, these attributes are stored in Polygon RAM. Polygon RAM also contains pointers to the corresponding vertices in Vertex RAM.

Swap Buffers (Pass data from the Geometry Engine to the Rendering Engine)

Data that is NOT swapped: SwapBuffers obviously can't swap Texture memory (so software must take care that Texture memory is kept mapped throughout rendering). Moreover, the rendering control registers (ports 4000060h, and 4000330h..40003BFh) are not swapped (so that values must be kept intact during rendering, too).

Rendering Engine (Display Output)

The Rendering Engine draws the various Polygons, and outputs them as BG0 layer to the 2D Video controller (which may then output them to the screen, or to the video capture unit). The Rendering part is done automatically by hardware, so the software has little influence on it.

Rendering is done scanline-by-scanline, so there's only a limited number of clock cycles per scanline, which is limiting the maximum number of polygons per scanline. However, due to the 48-line cache (see below), some scanlines are allowed to exceed that maximum.

Rendering starts 48 lines in advance (while still in the Vblank period) (and does then continue throughout the whole display period), the rendered data is written to a small cache that can hold up to 48 scanlines.

Scanline Cache vs Framebuffer

Note: There's only the 48-line cache (not a full 192-line framebuffer to store the whole rendered image). That is perfectly reasonable since animated data is normally drawn only once (so there would be no need to store it). That, assuming that the Geometry Engine presents new data every frame (otherwise, if the Geometry software is too slow, or if the image isn't animated, then the hardware is automatically rendering the same image again, and again).

DS 3D I/O Map

3D I/O Map Address Siz Name Expl. Rendering Engine (per Frame settings) 4000060h 2 DISP3DCNT 3D Display Control Register (R/W) Rendered Line Count Register (R) 4000320h 1 RDLINES COUNT 4000330h 10h EDGE COLOR Edge Colors 0..7 (W) ALPHA TEST REF Alpha-Test Comparision Value (W) 4000340h 1 4000350h 4 CLEAR COLOR Clear Color Attribute Register (W) CLEAR DEPTH 4000354h 2 Clear Depth Register (W) CLRIMAGE OFFSET Rear-plane Bitmap Scroll Offsets (W) 4000356h 2 FOG COLOR 4000358h 4 Fog Color (W) 400035Ch 2 FOG OFFSET Fog Depth Offset (W) Fog Density Table, 32 entries (W) 4000360h 20h FOG TABLE 4000380h 40h T00N TABLE Toon Table, 32 colors (W) Geometry Engine (per Polygon/Vertex settings) 4000400h 40h GXFIF0 Geometry Command FIFO (W) 4000440h Geometry Command Ports (see below) Geometry Engine Status Register (R and R/W) 4000600h 4 GXSTAT 4000604h 4 RAM COUNT Polygon List & Vertex RAM Count Register (R) DISP 1DOT DEPTH 1-Dot Polygon Display Boundary Depth (W) 4000610h 2 4000620h 10h POS RESULT Position Test Results (R) VEC_RESULT 4000630h 6 Vector Test Results (R) 4000640h 40h CLIPMTX RESULT Read Current Clip Coordinates Matrix (R) 4000680h 24h VECMTX RESULT Read Current Directional Vector Matrix (R) Geometry Commands (can be invoked by Port Address, or by Command ID) Table shows Port Address, Command ID, Number of Parameters, and Clock Cycles. Address Cmd Pa.Cy. 00h - - NOP - No Operation (for padding packed GXFIFO commands) N/A MTX MODE - Set Matrix Mode (W) 4000440h 10h 1 1 4000444h 11h - 17 MTX PUSH - Push Current Matrix on Stack (W) 4000448h 12h 1 36 MTX POP - Pop Current Matrix from Stack (W) 400044Ch 13h 1 17 MTX STORE - Store Current Matrix on Stack (W) 4000450h 14h 1 36 MTX RESTORE - Restore Current Matrix from Stack (W) 4000454h 15h - 19 MTX IDENTITY - Load Unit Matrix to Current Matrix (W) 4000458h 16h 16 34 MTX LOAD 4x4 - Load 4x4 Matrix to Current Matrix (W) 400045Ch 17h 12 30 MTX LOAD 4x3 - Load 4x3 Matrix to Current Matrix (W) 4000460h 18h 16 35* MTX MULT 4x4 - Multiply Current Matrix by 4x4 Matrix (W) 4000464h 19h 12 31* MTX MULT 4x3 - Multiply Current Matrix by 4x3 Matrix (W)

4000468h 1Ah 9 28* MTX_MULT_3x3 - Multiply Current Matrix by 3x3 Matrix (W) 400046Ch 1Bh 3 22 MTX_SCALE - Multiply Current Matrix by Scale Matrix (W)

```
4000470h 1Ch 3 22* MTX TRANS - Mult. Curr. Matrix by Translation Matrix (W)
4000480h 20h 1 1
                   COLOR - Directly Set Vertex Color (W)
4000484h 21h 1 9*
                   NORMAL - Set Normal Vector (W)
4000488h 22h 1 1
                   TEXCOORD - Set Texture Coordinates (W)
400048Ch 23h 2 9
                   VTX 16 - Set Vertex XYZ Coordinates (W)
4000490h 24h 1 8
                   VTX 10 - Set Vertex XYZ Coordinates (W)
4000494h 25h 1 8
                   VTX XY - Set Vertex XY Coordinates (W)
4000498h 26h 1 8
                   VTX XZ - Set Vertex XZ Coordinates (W)
400049Ch 27h 1 8
                   VTX YZ - Set Vertex YZ Coordinates (W)
40004A0h 28h 1 8
                   VTX DIFF - Set Relative Vertex Coordinates (W)
40004A4h 29h 1 1
                   POLYGON ATTR - Set Polygon Attributes (W)
                   TEXIMAGE PARAM - Set Texture Parameters (W)
40004A8h 2Ah 1 1
40004ACh 2Bh 1 1
                   PLTT BASE - Set Texture Palette Base Address (W)
40004C0h 30h 1 4
                   DIF AMB - MaterialColor0 - Diffuse/Ambient Reflect. (W)
40004C4h 31h 1 4
                    SPE EMI - MaterialColor1 - Specular Ref. & Emission (W)
                   LIGHT VECTOR - Set Light's Directional Vector (W)
40004C8h 32h 1 6
40004CCh 33h 1 1
                   LIGHT COLOR - Set Light Color (W)
40004D0h 34h 32 32 SHININESS - Specular Reflection Shininess Table (W)
4000500h 40h 1 1
                   BEGIN VTXS - Start of Vertex List (W)
                   END VTXS - End of Vertex List (W)
4000504h 41h - 1
4000540h 50h 1 392 SWAP BUFFERS - Swap Rendering Engine Buffer (W)
4000580h 60h 1 1 VIEWPORT - Set Viewport (W)
40005C0h 70h 3 103 BOX TEST - Test if Cuboid Sits inside View Volume (W)
                   POS TEST - Set Position Coordinates for Test (W)
40005C4h 71h 2 9
40005C8h 72h 1 5 VEC TEST - Set Directional Vector for Test (W)
```

All cycle timings are counted in 33.51MHz units. NORMAL commands takes 9..12 cycles, depending on the number of enabled lights in PolyAttr (Huh, 9..12 (four timings) cycles for 0..4 (five settings) lights?) Total execution time of SwapBuffers is Duration until VBlank, plus 392 cycles. In MTX MODE=2 (Simultanous Set), MTX MULT/TRANS take additional 30 cycles.

DS 3D Display Control

4000060h - DISP3DCNT - 3D Display Control Register (R/W)

```
Texture Mapping
                           (0=Disable, 1=Enable)
1
     PolygonAttr Shading (0=Toon Shading, 1=Highlight Shading)
                           (0=Disable, 1=Enable) (see ALPHA TEST REF)
2
     Alpha-Test
                           (0=Disable, 1=Enable) (see various Alpha values)
     Alpha-Blending
     Anti-Aliasing
                           (0=Disable, 1=Enable)
5
      Edge-Marking
                           (0=Disable, 1=Enable) (see EDGE COLOR)
     Fog Color/Alpha Mode (0=Alpha and Color, 1=Only Alpha) (see FOG COLOR)
7
      Fog Master Enable
                           (0=Disable, 1=Enable)
8-11 Fog Depth Shift
                           (FOG STEP=400h shr FOG SHIFT) (see FOG OFFSET)
      Color Buffer RDLINES Underflow (0=None, 1=Underflow/Acknowledge)
```

```
Polygon/Vertex RAM Overflow (0=None, 1=Overflow/Acknowledge)
Rear-Plane Mode (0=Blank, 1=Bitmap)
15-31 Not used
```

4000540h - Cmd 50h - SWAP BUFFERS - Swap Rendering Engine Buffer (W)

SwapBuffers exchanges the two sets of Polygon/Vertex RAM buffers, that is, the newly defined polygons/vertices are passed to the rendering engine (and will be displayed in following frame(s)). The other buffer is emptied, and passed to the Geometry Engine (to be filled with new polygons/vertices by Geometry Commands).

- O Translucent polygon Y-sorting (O=Auto-sort, 1=Manual-sort)
 - Depth Buffering (0=With Z-value, 1=With W-value) (mode 1 does not function properly with orthogonal projections)
- 2-31 Not used

SwapBuffers isn't executed until next VBlank (Scanline 192) (the Geometry Engine is halted for that duration). SwapBuffers should not be issued within Begin/End. The two parameter bits of the SwapBuffers command are used for the following gxcommands (ie. not for the old gxcommands prior to SwapBuffers).

SwapBuffers does lock-up the 3D hardware if an incomplete polygon list has been defined (eg. a triangle with only 2 vertices). On lock-up, only 2D video is kept working, any wait-loops for GXSTAT.27 will hang the program. Once lock-up has occured, there seems to be no way to recover by software, not by sending the missing veric(es), and not even by pulsing POWCNT1.Bit2-3.

4000580h - Cmd 60h - VIEWPORT - Set Viewport (W)

0-7 Screen/BG0 Coordinate X1 (0..255) (For Fullscreen: 0=Left-most)
8-15 Screen/BG0 Coordinate Y1 (0..191) (For Fullscreen: 0=Bottom-most)
16-23 Screen/BG0 Coordinate X2 (0..255) (For Fullscreen: 255=Right-most)
24-31 Screen/BG0 Coordinate Y2 (0..191) (For Fullscreen: 191=Top-most)

Coordinate 0,0 is the lower-left (unlike for 2D where it'd be upper-left).

The 3D view-volume (size as defined by the Projection Matrix) is automatically scaled to match into the Viewport area. Although polygon vertices are clipped to the view-volume, some vertices may still exceed to X2,Y1 (lower-right) boundary by one pixel, due to some sort of rounding errors. The Viewport settings don't affect the size or position of the 3D Rear-Plane. Viewport should not be issued within Begin/End.

4000610h - DISP_1DOT_DEPTH - 1-Dot Polygon Display Boundary Depth (W)

1-Dot Polygons are very small, or very distant polygons, which would be rendered as a single pixel on screen. Polygons with a depth value greater (more distant) than DISP_1DOT_DEPTH can be automatically hidden; in order to reduce memory consumption, or to reduce dirt on the screen.

```
0-14 W-Coordinate (Unsigned, 12bit integer, 3bit fractional part)
15-31 Not used (0000h=Closest, 7FFFh=Most Distant)
```

The DISP_1DOT_DEPTH comparision can be enabled/disabled per polygon (via POLYGON_ATTR.Bit13), so "important" polygons can be displayed regardless of their size and distance.

Note: The comparision is always using the W-coordinate of the vertex (not the Z-coordinate) (ie. no matter if using Z-buffering, or W-buffering). The polygon is rendered if at least one of its vertices is having a w-coordinate less or equal than DISP_1DOT_DEPTH. NB. despite of checking the w-coords of ALL vertices, the polygon is rendered using the color/depth/texture of its FIRST vertex.

Note: The hardware does round-up the width and height of all polygons to at least 1, so polygons of 0x0, 1x0, 0x1, and 1x1 dots will be all rounded-up to a size of 1x1. Of which, the so-called "1dot" depth check is applied only to the 0x0 dot variant (so "0dot" depth check would be a better name for it). Caution: Although DISP_1DOT_DEPTH is a Geometry Engine parameter, it is NOT routed through GXFIFO, ie. changes will take place immediately, and will affect all following polygons, including such that are still in GXFIFO. Workaround: ensure that GXFIFO is empty before changing this parameter.

4000340h - ALPHA TEST REF - Alpha-Test Comparision Value (W)

Alpha Test can be enabled in DISP3DCNT.Bit2. When enabled, pixels are rendered only if their Alpha value is GREATER than ALPHA_TEST_REF. Otherwise, when disabled, pixels are rendered only if their Alpha value is GREATER than zero. Alpha Test is performed on the final polygon pixels (ie. after texture blending).

- 0-4 Alpha-Test Comparision Value (0..31) (Draw pixels if Alpha>AlphaRef)
- 5-31 Not used

Value 00h is effectively the same as when Alpha Test is disabled. Value 1Fh hides all polygons, including opaque ones.

DS 3D Geometry Commands

4000400h - GXFIFO - Geometry Command FIFO (W) (mirrored up to 400043Fh?)

Used to send packed commands, unpacked commands,

- 0-7 First Packed Command (or Unpacked Command)
- 8-15 Second Packed Command (or 00h=None)
- 16-23 Third Packed Command (or 00h=None)
- 24-31 Fourth Packed Command (or 00h=None)

and parameters,

0-31 Parameter data for the previously sent (packed) command(s) to the Geometry engine.

FIFO / PIPE Number of Entries

The FIFO has 256 entries, additionally, there is a PIPE with four entries (giving a total of 260 entries). If the FIFO is empty, and if the PIPE isn't full, then data is moved directly into the PIPE, otherwise it is moved into the FIFO. If the PIPE runs half empty (less than 3 entries) then 2 entries are moved from the FIFO to the PIPE. The state of the FIFO can be obtained in GXSTAT.Bit16-26, observe that there may be still data in the PIPE, even if the FIFO is empty. Check the busy flag in GXSTAT.Bit27 to see if the PIPE or FIFO contains data (or if a command is still executing).

Each PIPE/FIFO entry consists of 40bits of data (8bit command code, plus 32bit parameter value). Commands without parameters occupy 1 entry, and Commands with N parameters occupy N entries.

Sending Commands by Ports 4000440h..40005FFh

Geometry commands can be indirectly sent to the FIFO via ports 4000440h and up.

For a command with N paramters: issue N writes to the port.

For a command without parameters: issue one dummy-write to the port.

That mechanism puts the 8bit command + 32bit parameter into the FIFO/PIPE.

If the FIFO is full, then a wait is generated until data is removed from the FIFO, ie. the STR opcode gets freezed, during the wait, the bus cannot be used even by DMA, interrupts, or by the NDS7 CPU.

GXFIFO Access via DMA

Larger pre-calculated data blocks can be sent directly to the FIFO. This is usually done via DMA (use DMA in Geometry Command Mode, 32bit units, Dest=4000400h/fixed, Length=NumWords, Repeat=0). The timings are handled automatically, ie. the system (should) doesn't freeze when the FIFO is full (see below Overkill note though). DMA starts when the FIFO becomes less than half full, the DMA does then write 112 words to the GXFIFO register (or less, if the remaining DMA transfer length gets zero).

GXFIFO Access via STR,STRD,STM

If desired, STR, STRD, STM opcodes can be used to write to the FIFO.

Opcodes that write more than one 32bit value (ie. STRD and STM) can be used to send ONE UNPACKED command, plus any parameters which belong to that command. After that, there must be a 1 cycle delay before sending the next command (ie. one cannot sent more than one command at once with a single opcode, each command must be invoked by a new opcode). STRD and STM can be used because the GXFIFO register is mirrored to 4000400h..43Fh (16 words). As with Ports 4000440h and up, the CPU gets stopped if (and as long as) the FIFO is full.

GXFIFO / Unpacked Commands

- command1 (upper 24bit zero)
- parameter(s) for command1 (if any)
- command2 (upper 24bit zero)
- parameter(s) for command2 (if any)
- command3 (upper 24bit zero)
- parameter(s) for command3 (if any)

GXFIFO / Packed Commands

- command1,2,3,4 packed into one 32bit value (all bits used)
- parameter(s) for command1 (if any)
- parameter(s) for command2 (if any)
- parameter(s) for command3 (if any)
- parameter(s) for command4 (top-most packed command MUST have parameters)
- command5,6 packed into one 32bit value (upper 16bit zero)
- parameter(s) for command5 (if any)
- parameter(s) for command6 (top-most packed command MUST have parameters)
- command7,8,9 packed into one 32bit value (upper 8bit zero)
- parameter(s) for command7 (if any)
- parameter(s) for command8 (if any)
- parameter(s) for command9 (top-most packed command MUST have parameters)

Packed commands are first decompressed and then stored in command the FIFO.

GXFIFO DMA Overkill on Packed Commands Without Parameters

Normally, the 112 word limit ensures that the FIFO (256 entries) doesn't get full, however, this limit is much too high for sending a lot of "Packed Commands Without Parameters" (ie. PUSH, IDENTITY, or END) - eg. sending 112 x Packed(00151515h) to GXFIFO would write 336 x Cmd(15h) to the FIFO, which is causing the FIFO to get full, and which is causing the DMA (and CPU) to be paused (for several seconds, in WORST case) until enough FIFO commands have been processed to allow the DMA to finish the 112 word transfer.

Not sure if there's much chance to get Overkills in practice. Normally most commands DO have parameters, and so, usually even LESS than 112 FIFO entries are occupied (since 8bit commands with 32bit parameters are merged into single 40bit FIFO entries).

Invalid GX commands

Invalid commands (anything else than 10h..1Ch, 20h..2Bh, 30h..33h, 40h..41h, 50h, 60h, or 70h..72h) seem to be simply ignored by the hardware (at least, testing has confirmed that they do not fetch any parameters from the gxfifo).

DS 3D Matrix Load/Multiply

4000440h - Cmd 10h - MTX MODE - Set Matrix Mode (W)

- 0-1 Matrix Mode $(0...\overline{3})$
 - 0 Projection Matrix
 - 1 Position Matrix (aka Modelview Matrix)
 - 2 Position & Vector Simultaneous Set mode (used for Light+VEC TEST)
 - 3 Texture Matrix (see DS 3D Texture Coordinates chapter)
- 2-31 Not used

Selects the current Matrix, all following MTX commands (load, multiply, push, pop, etc.) are applied to that matrix. In Mode 2, all MTX commands are applied to both the Position and Vector matrices. There are two special cases:

MTX SCALE in Mode 2: uses ONLY Position Matrix

MTX_PUSH/POP/STORE/RESTORE in Mode 1: uses BOTH Position AND Vector Matrices

Ie. the four stack commands act like mode 2 (even when in mode 1; keeping the two stacks somewhat in sync), and scale acts like mode 1 (even when in mode 2; keeping the light vector length's intact).

vice-versa for the scale command.

For the above cases, the commands do always act like mode 1, even when they are i

4000454h - Cmd 15h - MTX IDENTITY - Load Unit Matrix to Current Matrix (W)

Sets C=I. Parameters: None

The Identity Matrix (I), aka Unit Matrix, consists of all zeroes, with a diagonal row of ones. A matrix multiplied by the Unit Matrix is left unchanged.

4000458h - Cmd 16h - MTX_LOAD_4x4 - Load 4x4 Matrix to Current Matrix (W)

Sets C=M. Parameters: 16, m[0..15]

400045Ch - Cmd 17h - MTX_LOAD_4x3 - Load 4x3 Matrix to Current Matrix (W)

Sets C=M. Parameters: 12, m[0..11]

4000460h - Cmd 18h - MTX_MULT_4x4 - Multiply Current Matrix by 4x4 Matrix (W)

Sets C=M*C. Parameters: 16, m[0..15]

4000464h - Cmd 19h - MTX_MULT_4x3 - Multiply Current Matrix by 4x3 Matrix (W)

Sets C=M*C. Parameters: 12, m[0..11]

4000468h - Cmd 1Ah - MTX_MULT_3x3 - Multiply Current Matrix by 3x3 Matrix (W)

Sets C=M*C. Parameters: 9, m[0..8]

400046Ch - Cmd 1Bh - MTX_SCALE - Multiply Current Matrix by Scale Matrix (W)

Sets C=M*C. Parameters: 3, m[0..2]

Note: MTX_SCALE doesn't change Vector Matrix (even when in MTX_MODE=2) (that's done so for keeping the length of the light vector's intact).

4000470h - Cmd 1Ch - MTX TRANS - Mult. Curr. Matrix by Translation Matrix (W)

Sets C=M*C. Parameters: 3, m[0..2] (x,y,z position)

4000640h..67Fh - CLIPMTX RESULT - Read Current Clip Coordinates Matrix (R)

This 64-byte region (16 words) contains the m[0..15] values of the Current Clip Coordinates Matrix, arranged in 4x4 Matrix format. Make sure that the Geometry Engine is stopped (GXSTAT.27) before reading from these registers.

The Clip Matrix is internally used to convert vertices to screen coordinates, and is internally re-calculated anytime when changing the Position or Projection matrices:

ClipMatrix = PositionMatrix * ProjectionMatrix

To read only the Position Matrix, or only the Projection Matrix: Use Load Identity on the OTHER matrix, so the ClipMatrix becomes equal to the DESIRED matrix (multiplied by the Identity Matrix, which has no effect on the result).

4000680h..6A3h - VECMTX RESULT - Read Current Directional Vector Matrix (R)

This 36-byte region (9 words) contains the m[0..8] values of the Current Directional Vector Matrix, arranged in 3x3 Matrix format (the fourth row/column may contain any values).

Make sure that the Geometry Engine is stopped (GXSTAT.27) before reading from these registers.

DS 3D Matrix Types

Essentially, all matrices in the NDS are 4x4 Matrices, consisting of 16 values, m[0..15]. Each element is a signed fixed-point 32bit number, with a fractional part in the lower 12bits.

The other Matrix Types are used to reduce the number of parameters being transferred, for example, 3x3 Matrix requires only nine parameters, the other seven elements are automatically set to 0 or 1.0 (whereas "1.0" means "1 SHL 12" in 12bit fixed-point notation).

	m[9]		m[11	j]	- _	1.0 0 0 0	Identit 0 1.0 0	9 Matr 0 0 1.0 0	0 0 0 0 1.0	-
	4x3 Ma m[1] m[4] m[7] m[10]	m[2] m[5] m[8]	0 0 0 1.0	- -	 _n	Tr. 1.0 0 0 n[0]	anslati 0 1.0 0 m[1]	on Mat 0 0 1.0 m[2]	rix 0 0 0 1.0	- _
_ m[0] m[3] m[6] _ 0	3x3 Ma m[1] m[4] m[7] 0	m[2] m[5]	0 0 0 1.0	- _	_ n 	n[0] 0 0 0	Scale 0 m[1] 0	Matrix 0 0 m[2] 0	0 0 0 0 1.0	-

DS 3D Matrix Stack

Matrix Stack

The NDS has three Matrix Stacks, and two Matrix Stack Pointers (the Coordinate Matrix stack pointer is also shared for Directional Matrix Stack).

```
Matrix Stack Valid Stack Area Stack Pointer Projection Stack 0..0 (1 entry) 0..1 (1bit) (GXSTAT: 1bit)
Coordinate Stack 0..30 (31 entries) 0..63 (6bit) (GXSTAT: 5bit only)
Directional Stack 0..30 (31 entries) (uses Coordinate Stack Pointer)
Texture Stack One..None? 0..1 (1bit) (GXSTAT: N/A)
```

Which of the stacks/matrices depends on the current Matrix Mode (as usually,

but with one exception; stack operations MTX PUSH/POP/STORE/RESTORE in Mode 1 are acting same as in Mode 2):

The initial value of the Stack Pointers is zero, the current value of the pointers can be read from GXSTAT (read-only), that register does also indicate stack overflows (errors flag gets set on read/write to invalid entries, ie. entries 1 or 1Fh..3Fh). For all stacks, the upper half (ie. 1 or 20h..3Fh) are mirrors of the lower

half (ie. 0 or 0..1Fh).

4000444h - Cmd 11h - MTX PUSH - Push Current Matrix on Stack (W)

Parameters: None. Sets [S]=C, and then S=S+1.

4000448h - Cmd 12h - MTX POP - Pop Current Matrix from Stack (W)

Sets S=S-N, and then C=[S].

Parameter Bit0-5: Stack Offset (signed value, -30..+31) (usually +1)

Parameter Bit6-31: Not used

Offset N=(+1) pops the most recently pushed value, larger offsets of N>1 will "deallocate" N values (and load the Nth value into C). Zero or negative values can be used to pop previously "deallocated" values.

The stack has only one level (at address 0) in projection mode, in that mode, the parameter value is ignored, the offset is always +1 in that mode.

400044Ch - Cmd 13h - MTX STORE - Store Current Matrix on Stack (W)

Sets [N]=C. The stack pointer \overline{S} is not used, and is left unchanged.

Parameter Bit0-4: Stack Address (0..30) (31 causes overflow in GXSTAT.15)

Parameter Bit5-31: Not used

The stack has only one level (at address 0) in projection mode, in that mode, the parameter value is ignored.

4000450h - Cmd 14h - MTX RESTORE - Restore Current Matrix from Stack (W)

Sets C=[N]. The stack pointer S is not used, and is left unchanged.

Parameter Bit0-4: Stack Address (0..30) (31 causes overflow in GXSTAT.15)

Parameter Bit5-31: Not used

The stack has only one level (at address 0) in projection mode, in that mode, the parameter value is ignored.

In Projection mode, the parameter for POP, STORE, and RESTORE is unused - not sure if the parameter (ie. a dummy value) is - or is not - to be written to the command FIFO?

There appear to be actually 32 entries in Coordinate & Directional Stacks, entry 31 appears to exist, and appears to be read/write-able (although the stack overflow flag gets set when accessing it).

DS 3D Matrix Examples (Projection)


The most important matrix is the Projection Matrix (to be initialized with MTX_MODE=0 via MTX_LOAD_4x4 command). It does specify the dimensions of the view volume.


With Perspective Projections more distant objects will appear smaller, with Orthogonal Projects the size of the objects is always same regardless of their

distance.

Perspective Projection

Orthogonal Projection





Correctly initializing the projection matrix (as shown in the examples below) can be quite difficult (mind that fixed point multiply/divide requires to adjust the fixed-point width before/after calculation). For beginners, it may be recommended to start with a simple Identity Matrix (MTX IDENTITY command) used as Projection Matrix (ie. Ortho with t,b,l,r set to +/-1).

Orthogonal Projections (Ortho)

n,f specify the distance from eye to near and far clip planes. t,b,l,r are the coordinates of near clip plane (top,bottom,left,right). For a symmetrical view (ie. the straight-ahead view line centered in the middle of viewport) t,b,l,r should be usually t=+ysiz/2, b=-ysiz/2, r=+xsiz/2; the (xsiz/ysiz) ratio should be usually equal to the viewport's (width/heigh) ratio. Examples for a asymmetrical view would be b=0 (frog's view), or t=0 (bird's view).

Left-Right Asymmetrical Perspective Projections (Frustum)

n,f,t,b,l,r have same meanings as above (Ortho), the difference is that more distant objects will appear smaller with Perspective Projection (unlike Orthogonal Projection where the size isn't affected by the distance).

Left-Right Symmetrical Perspective Projections (Perspective)

		_	•	. ,	
- 1	cos/(asp*sin)	0	Θ	Θ	
İ	0	cos/sin	0	0	ĺ
Ì	0	0	(n+f)/(n-f)	-1.0	
İ	0	0	(2*n*f)/(n-f)	0	ĺ

Quite the same as above (Frustum), but with symmetrical t,b values (which are in this case obtained from a vertical view range specified in degrees), and l,r are matched to the aspect ratio of the viewport (asp=height/width).

Moving the Camera

After initializing the Projection Matrix, you may multiply it with Rotate and/or Translation Matrices to change camera's position and view direction.

DS 3D Matrix Examples (Rotate/Scale/Translate)

Identity Matrix

The MTX IDENTITY command can be used to initialize the Position Matrix before doing any Translation/Scaling/Rotation, for example:

```
Load(Identity) ;no rotation/scaling used
Load(Identity), Mul(Rotate), Mul(Scale) ;rotation/scaling (not so efficient)
Load(Rotate), Mul(Scale) ;rotation/scaling (more efficient)
```

Rotation Matrices

Rotation can be performed with MTX MULT 3x3 command, simple examples are:

Around	X-Axi	S	- 1	Around	Y-Axi	S	Д	round	Z-Axis	5	
1.0	0	0		cos	0	sin	1	cos	sin	0	ı
0	cos	sin		0	1.0	0	ĺ	-sin	cos	0	ĺ
0	-sin	cos		-sin	0	cos	- 1	0	0	1.0	ĺ

Scale Matrix

The MTX_SCALE command allows to adjust the size of the polygon. The x,y,z parameters should be normally all having the same value, x=y=z (unless if you want to change only the height of the object, for example). Identical results can be obtained with MTX_MULT commands, however, when using lighting (MTX_MODE=2), then scaling should be done ONLY with MTX_SCALE (which keeps the length of the light's directional vector intact).

Translation Matrix

The MTX_TRANS command allows to move polygons to the desired position. The polygon VTX commands are spanning only a small range of coordinates (near zero-coordinate), so translation is required to move the polygons to other locations in the world coordinates. Aside from that, translation is useful for moved objects (at variable coordinates), and for re-using an object at various locations (eg. you can create a forest by translating a tree to different coordinates).

Matrix Multiply Order

The Matrix must be set up BEFORE sending the Vertices (which are then automatically multiplied by the matrix). When using multiple matrices multiplied with each other: Mind that, for matrix maths A*B is NOT the same as B*A. For example, if you combine Rotate and Translate Matrices, the object will be either rotated around it's own zero-coordinate, or around world-space zero-coordinate, depending on the multiply order.

DS 3D Matrix Examples (Maths Basics)

Below is a crash-course on matrix maths. Most of it is carried out automatically by the hardware. So this chapter is relevant only if you are interested in details

about what happens inside of the 3D engine.

Matrix-by-Matrix Multiplication

Matrix multiplication, C = A * B, is possible only if the number of columns in A is equal to the number of rows in B, so it works fine with the 4x4 matrices which are used in the NDS. For the multiplication, assume matrix C to consist of elements cyx, and respectively, matrix A and B to consist of elements ayx and byx. So that C = A * B looks like:

```
      | c11 c12 c13 c14 |
      | a11 a12 a13 a14 |
      | b11 b12 b13 b14 |

      | c21 c22 c23 c24 |
      = | a21 a22 a23 a24 |
      * | b21 b22 b23 b24 |

      | c31 c32 c33 c34 |
      | a31 a32 a33 a34 |
      | b31 b32 b33 b34 |

      | c41 c42 c43 c44 |
      | a41 a42 a43 a44 |
      | b41 b42 b43 b44 |
```

Each element in C is calculated by multiplying the elements from one row in A by the elements from the corresponding column in B, and then taking the sum of the products, ie.

```
cyx = ay1*b1x + ay2*b2x + ay3*b3x + ay4*b4x
```

In total, that requires 64 multiplications (four multiplications for each of the 16 cyx elements), and 48 additions (three per cyx element), the hardware carries out that operation at a relative decent speed of 30..35 clock cycles, possibly by performing several multiplications simultaneously with separate multiply units. Observe that for matrix multiplication, A*B is NOT the same as B*A.

Matrix-by-Vector & Vector-by-Matrix Multiplication

Vectors are Matrices with only one row, or only one column. Multiplication works as for normal matrices; the number of rows/columns must match up, repectively, row-vectors can be multiplied by matrices; and matrices can be multiplied by column-vectors (but not vice-versa). Eg. C = A * B:

```
| c11 c12 c13 c14 | = | a11 a12 a13 a14 | * | b11 b12 b13 b14 | | b21 b22 b23 b24 | b31 b32 b33 b34 | b41 b42 b43 b44
```

The formula for calculating the separate elements is same as above,

```
cyx = ay1*b1x + ay2*b2x + ay3*b3x + ay4*b4x
```

Of which, C and A have only one y-index, so one may replace "cyx and ayx" by "c1x and a1x", or completely leave out the y-index, ie. "cx and ax".

Matrix-by-Number Multiplication

Simply multiply all elements of the Matrix by the number, C = A * n:

$$cyx = ayx*n$$

Of course, works also with vectors (matrices with only one row/column).

Matrix-to-Matrix Addition/Subtraction

Both matrices must have the same number of rows & columns, add/subtract all elements with corresponding elements in other matrix, C = A + /- B:

$$cyx = ayx +/- byx$$

Of course, works also with vectors (two matrices with only one row/column).

Vectors

A vector, for example (x,y,z), consists of offsets along x-,y-, and z-axis. The line from origin to origin-plus-offset is having two characteristics: A direction, and a length.

The length (aka magnitude) can be calculated as L= $sqrt(x^2+y^2+z^2)$.

Vector-by-Vector Multiplication

This can be processed as LineVector*RowVector, so the result is a number (aka scalar) (aka a matrix with only 1x1 elements). Multiplying two (normalized) vectors results in: "cos(angle)=vec1*vec2", ie. the cosine of the angle between the two vectors (eg. used for light vectors). Multiplying a vector with itself, and taking the square root of the result obtains its length, ie. "length=sqrt(vec^2)".

That stuff should be done with 3-dimensional vectors (not 4-dimensionals).

Normalized Vectors

Normalized Vectors (aka Unit Vectors) are vectors with length=1.0. To normalize a vector, divide its coordinates by its length, ie. x=x/L, y=y/L, z=z/L, the direction remains the same, but the length is now 1.0.

On the NDS, normalized vectors should have a length of something less than 1.0 (eg. something like 0.99) because several NDS registers are limited to 1bit sign, 0bit interger, Nbit fraction part (so vectors that are parallel to the x,y,z axes, or that become parallel to them after rotation, cannot have a length of 1.0).

Fixed-Point Numbers

The NDS uses fixed-point numbers (rather than floating point numbers). Addition and Subtraction works as with normal integers, provided that the fractional part is the same for both numbers. If it is not the same: Shift-left the value with the smaller fractional part.

For multiplication, the fractional part of result is the sum of the fractional parts (eg. 12bit fraction * 12bit fraction = 24bit fraction; shift-right the result by 12 to convert it 12bit fraction). The NDS matrix multiply unit is maintaining the full 24bit fraction when processing the

cyx = ay1*b1x + ay2*b2x + ay3*b3x + ay4*b4x

formula, ie. the three additions are using full 24bit fractions (with carry-outs to upper bits), the final result of the additions is then shifted-right by 12. For division, it's vice versa, the fractions of the operands are substracted, 24bit fraction / 12bit fraction = 12bit fraction. When dividing two 12bit numbers, shiftleft the first number by 12 before division to get a result with 12bit fractional part.

Four-Dimensional Matrices

The NDS uses four-dimensional matrices and vectors, ie. matrices with 4x4 elements, and vectors with 4 elements. The first three elements are associated with the X,Y,Z-axes of the three-dimensional space. The fourth element is somewhat a "W-axis".

With 4-dimensional matrices, the Translate matrix can be used to move an object to another position. Ie. once when you've setup a matrix (which may consists of pre-multiplied scaling, rotation, translation matrices), then that matrix can be used on vertices to perform the rotation, scaling, translation all-at-once; by a single Vector*Matrix operation.

With 3-dimensional matrices, translation would require a separate addition, additionally to the multiply operation.

DS 3D Polygon Attributes

40004A4h - Cmd 29h - POLYGON ATTR - Set Polygon Attributes (W) Light 0..3 Enable Flags (each bit: 0=Disable, 1=Enable) Polygon Mode (0=Modulation,1=Decal,2=Toon/Highlight Shading,3=Shadow) Polygon Back Surface (0=Hide, 1=Render) ;Line-segments are always Polygon Front Surface (0=Hide, 1=Render) ; rendered (no front/back) 8-10 Not used Depth-value for Translucent Pixels 11 (0=Keep Old, 1=Set New Depth) Far-plane intersecting polygons 12 (0=Hide, 1=Render/clipped) 1-Dot polygons behind DISP 1DOT DEPTH (0=Hide, 1=Render) 13 Depth Test, Draw Pixels with Depth (0=Less, 1=Equal) (usually 0) 14 15 Fog Enable (0=Disable, 1=Enable) (0=Wire-Frame, 1..30=Translucent, 31=Solid) 16-20 Alpha 21-23 Not used 24-29 Polygon ID (00h..3Fh, used for translucent, shadow, and edge-marking) 30-31 Not used

Writes to POLYGON ATTR have no effect until next BEGIN VTXS command.

Changes to the Light bits have no effect until lighting is re-calculated by Normal command. The interior of Wire-frame polygons is transparent (Alpha=0), and only the lines at the polygon edges are rendered, using a fixed Alpha value of 31.

4000480h - Cmd 20h - COLOR - Directly Set Vertex Color (W)

```
Parameter 1, Bit 0-4 Red
Parameter 1, Bit 5-9 Green
Parameter 1, Bit 10-14 Blue
Parameter 1, Bit 15-31 Not used
```

The 5bit RGB values are internally expanded to 6bit RGB as follows: X=X*2+(X+31)/32, ie. zero remains zero, all other values are X=X*2+1.

Aside from by using the Color command, the color can be also changed by MaterialColor0 command (if MaterialColor0.Bit15 is set, it acts identical as the Color Command), and by the Normal command (which calculates the color based on light/material parameters).

Depth Test


The Depth Test compares the depth of the pixels of the polygon with the depth of previously rendered polygons (or of the rear plane if there have been none rendered yet). The new pixels are drawn if the new depth is Less (closer to the camera), or if it is Equal, as selected by POLYGON_ATTR.Bit14. Normally, Depth Equal would work only exact matches (ie. if the overlapping polygons have exactly the same coordinates; and thus have the same rounding errors), however, the NDS hardware is allowing "Equal" to have a tolerance of +/-200h (within the 24bit depth range of 0..FFFFFFh), that may bypass rounding errors, but it may also cause nearby polygons to be accidently treated to have equal depth.

DS 3D Polygon Definitions by Vertices

The DS supports polygons with 3 or 4 edges, triangles and quadliterals.

The position of the edges is defined by vertices, each consisting of (x,y,z) values.

For Line Segments, use Triangles with twice the same vertex, Line Segments are rendered always because they do not have any front and back sides. The Prohibited Ouad shapes may produce unintended results, namely, that are Ouads with crossed sides, and quads with angles greater than 180 degrees.



The vertices are normally arranged anti-clockwise, except that: in triangle-strips each second polygon uses clockwise arranged vertices, and quad-strips are sorts of "up-down" arranged (whereas "up" and "down" may be anywhere due to rotation). Other arrangements may result in quads with crossed lines, or may swap the front and back sides of the polygon (above examples are showing the front sides).

4000500h - Cmd 40h - BEGIN VTXS - Start of Vertex List (W)

Primitive Type (0...3, see below) Parameter 1, Bit 0-1

Parameter 1, Bit 2-31 Not used

Indicates the Start of a Vertex List, and its Primitive Type:

- O Separate Triangle(s) ;3*N vertices per N triangles
- 1 Separate Quadliteral(s); 4*N vertices per N quads
- 2 Triangle Strips ;3+(N-1) vertices per N triangles 3 Quadliteral Strips ;4+(N-1)*2 vertices per N quads

The BEGIN VTX command should be followed by VTX -commands to define the Vertices of the list, and should be then terminated by END VTX command. BEGIN VTX additionally applies changes to POLYGON ATTR.

4000504h - Cmd 41h - END VTXS - End of Vertex List (W)

Parameters: None. This is a Dummy command for OpenGL compatibility. It should be used to terminate a BEGIN VTX, VTX <values> sequence. END VTXS is possibly required for Nintendo's software emulator? On real NDS consoles (and in no\$gba) it does have no effect, it can be left out, or can be issued multiple times inside of a vertex list, without disturbing the display.

400048Ch - Cmd 23h - VTX 16 - Set Vertex XYZ Coordinates (W)

```
Parameter 1, Bit 0-15 X-Coordinate (signed, with 12bit fractional part)
Parameter 1, Bit 16-31 Y-Coordinate (signed, with 12bit fractional part)
Parameter 2, Bit 0-15 Z-Coordinate (signed, with 12bit fractional part)
Parameter 2, Bit 16-31 Not used
```

4000490h - Cmd 24h - VTX 10 - Set Vertex XYZ Coordinates (W)

Parameter 1, Bit 0-9 X-Coordinate (signed, with 6bit fractional part)
Parameter 1, Bit 10-19 Y-Coordinate (signed, with 6bit fractional part)
Parameter 1, Bit 20-29 Z-Coordinate (signed, with 6bit fractional part)
Parameter 1, Bit 30-31 Not used

Same as VTX_16, with only one parameter, with smaller fractional part.

4000494h - Cmd 25h - VTX XY - Set Vertex XY Coordinates (W)

Parameter 1, Bit 0-15 X-Coordinate (signed, with 12bit fractional part)
Parameter 1, Bit 16-31 Y-Coordinate (signed, with 12bit fractional part)
The Z-Coordinate is kept unchanged, and re-uses the value from previous VTX.

4000498h - Cmd 26h - VTX XZ - Set Vertex XZ Coordinates (W)

Parameter 1, Bit 0-15 X-Coordinate (signed, with 12bit fractional part)
Parameter 1, Bit 16-31 Z-Coordinate (signed, with 12bit fractional part)
The Y-Coordinate is kept unchanged, and re-uses the value from previous VTX.

400049Ch - Cmd 27h - VTX YZ - Set Vertex YZ Coordinates (W)

Parameter 1, Bit 0-15 Y-Coordinate (signed, with 12bit fractional part) Parameter 1, Bit 16-31 Z-Coordinate (signed, with 12bit fractional part) The X-Coordinate is kept unchanged, and re-uses the value from previous VTX.

40004A0h - Cmd 28h - VTX DIFF - Set Relative Vertex Coordinates (W)

Parameter 1, Bit 0-9 X-Difference (signed, with 9/12bit fractional part)
Parameter 1, Bit 10-19 Y-Difference (signed, with 9/12bit fractional part)
Parameter 1, Bit 20-29 Z-Difference (signed, with 9/12bit fractional part)
Parameter 1, Bit 30-31 Not used

Sets XYZ-Coordinate relative to the XYZ-Coordinates from previous VTX. In detail: The 9bit fractional values are divided by 8 (sign expanded to 12bit fractions, in range +/-0.125), and that 12bit fraction is then added to the old vtx coordinates. The result of the addition should not overflow 16bit vertex coordinate range (1bit sign, 3bit integer, 12bit fraction).

Notes on VTX commands

On each VTX command, the viewport coordinates of the vertex are calculated and stored in Vertex RAM, (xx, yy, zz, ww) = (x, y, z, 1.0) * ClipMatrix

The actual screen position (in pixels) is then, screen_x = (xx+ww)*viewport_width / (2*ww) + viewport_x1

screen_y = (yy+ww)*viewport_height / (2*ww) + viewport_y1
Each VTX command that completes the definition of a polygon (ie. each 3rd for Separate Trangles) does additionally store data in Polygon List RAM.
VTX commands may be issued only between Begin and End commands.

Clipping

Polygons are clipped to the 6 sides of the view volume (ie. to the left, right, top, bottom, near, and far edges). If one or more vertic(es) exceed one of these sides, then these vertic(es) are replaced by two newly created vertices (which are located on the intersections of the polygon edges and the view volume edge). Depending on the number of clipped vertic(es), this may increase or decrease the number of entries in Vertex RAM (ie. minus N clipped vertices, plus 2 new vertices). Also, clipped polygons which are part of polygon strips are converted to separate polygons (which does increase number of entries in Vertex RAM). Polygons that are fully outside of the View Volume aren't stored in Vertex RAM, nor in Polygon RAM (the only exception are polygons that are located exactly one pixel below of, or right of lower/right edges, which appear to be accidently stored in memory).

DS 3D Polygon Light Parameters

The lighting operation is performed by executing the Normal command (which sets the VertexColor based on the Light/Material parameters) (to the rest of the hardware it doesn't matter if the VertexColor was set by Color command or by Normal command). Light is calculated only for the Front side of the polygon (assuming that the Normal is matched to that side), so the Back side will be (incorrectly) using the same color.

40004C8h - Cmd 32h - LIGHT VECTOR - Set Light's Directional Vector (W)

Sets direction of the specified light (ie. the light selected in Bit30-31).

```
0-9 Directional Vector's X component (1bit sign + 9bit fractional part)
```

10-19 Directional Vector's Y component (1bit sign + 9bit fractional part)

20-29 Directional Vector's Z component (1bit sign + 9bit fractional part)

30-31 Light Number (0..3)

Upon executing this command, the incoming vector is multiplied by the current Directional Matrix, the result is then applied as LightVector. This allows to rotate the light direction. However, normally, to keep the light unrotated, be sure to use LoadIdentity (in MtxMode=2) before setting the LightVector.

40004CCh - Cmd 33h - LIGHT_COLOR - Set Light Color (W)

Sets the color of the specified light (ie. the light selected in Bit30-31).

```
0-4 Red (0..1Fh); \light color this will be combined with 5-9 Green (0..1Fh); \diffuse, specular, and ambient colors 10-14 Blue (0..1Fh); \diffuse execution of the normal command 15-29 Not used 30-31 Light Number (0..3)
```

40004C0h - Cmd 30h - DIF_AMB - MaterialColor0 - Diffuse/Ambient Reflect. (W)

```
0-4 Diffuse Reflection Red ;\light(s) that directly hits the polygon,
```

5-9 Diffuse Reflection Green ; ie. max when NormalVector has opposite

```
10-14 Diffuse Reflection Blue ;/direction of LightVector
15 Set Vertex Color (0=No, 1=Set Diffuse Reflection Color as Vertex Color)
16-20 Ambient Reflection Red ;\light(s) that indirectly hits the polygon,
21-25 Ambient Reflection Green ; ie. assuming that light is reflected by
26-30 Ambient Reflection Blue ;/walls/floor, regardless of LightVector
31 Not used
```

With Bit15 set, the lower 15bits are applied as VertexColor (exactly as when when executing the Color command), the purpose is to use it as default color (eg. when outcommenting the Normal command), normally, when using lighting, the color setting gets overwritten (as soon as executing the Normal command).

40004C4h - Cmd 31h - SPE EMI - MaterialColor1 - Specular Ref. & Emission (W)

```
0-4 Specular Reflection Red ;\light(s) reflected towards the camera,
5-9 Specular Reflection Green ; ie. max when NormalVector is in middle of
10-14 Specular Reflection Blue ;/LightVector and ViewDirection
15 Specular Reflection Shininess Table (0=Disable, 1=Enable)
16-20 Emission Red ;\light emitted by the polygon itself,
21-25 Emission Green ; ie. regardless of light colors/vectors,
26-30 Emission Blue ;/and no matter if any lights are enabled
31 Not used
```

Caution: Specular Reflection WON'T WORK when the ProjectionMatrix is rotated.

40004D0h - Cmd 34h - SHININESS - Specular Reflection Shininess Table (W)

Write 32 parameter words (each 32bit word containing four 8bit entries), entries 0..3 in the first word, through entries 124..127 in the last word:

```
0-7 Shininess 0 (unsigned fixed-point, Obit integer, 8bit fractional part)
```

8-15 Shininess 1 ("")

16-23 Shininess 2 ("")

24-31 Shininess 3 ("")

If the table is disabled (by MaterialColor1.Bit15), then reflection will act as if the table would be filled with linear increasing numbers.

4000484h - Cmd 21h - NORMAL - Set Normal Vector (W)

In short, this command does calculate the VertexColor, based on the various light-parameters.

In detail, upon executing this command, the incoming vector is multiplied by the current Directional Matrix, the result is then applied as NormalVector (giving it the same rotation as used for the following polygon vertices).

```
0-9 X-Component of Normal Vector (1bit sign + 9bit fractional part)
10-19 Y-Component of Normal Vector (1bit sign + 9bit fractional part)
20-29 Z-Component of Normal Vector (1bit sign + 9bit fractional part)
30-31 Not used
```

Defines the Polygon's Normal. And, does then update the Vertex Color; by recursing the View Direction, the NormalVector, the LightVector(s), and Light/Material Colors. The execution time of the Normal command varies depending on the number of enabled light(s).

Additional Light Registers

Additionally to above registers, light(s) must be enabled in PolygonAttr (mind that changes to PolygonAttr aren't applied until next Begin command). And, the

Directional Matrix must be set up correctly (in MtxMode=2) for the LightVector and NormalVector commands.

Normal Vector

The Normal vector must point "away from the polygon surface" (eg. for the floor, the Normal should point upwards). That direction is implied by the polygon vertices, however, the hardware cannot automatically calculate it, so it must be set manually with the Normal command (prior to the VTX-commands). When using lighting, the Normal command must be re-executed after switching Lighting on/off, or after changing light/material parameters. And, of course, also before defining polygons with different orientation. Polygons with same orientation (eg. horizontal polygon surfaces) and same material color can use the same Normal. Changing the Normal per polygon gives differently colored polygons with flat surfaces, changing the Normal per vertex gives the illusion of curved surfaces.

Light Vector

Each light consists of parallel beams; similar to sunlight, which appears to us (due to the great distance) to consist of parallel beams, all emmitted into the same direction; towards Earth.

In reality, light is emitted into ALL directions, originated from the light source (eg. a candle), the hardware doesn't support that type of non-parallel light. However, the light vectors can be changed per polygon, so a polygon that is located north of the light source may use different light direction than a polygon that is east of the light source.

And, of course, Light 0..3 may (and should) have different directions.

Normalized Vectors

The Normal Vector and the Light Vectors should be normalized (ie. their length should be 1.0) (in practice: something like 0.99, since the registers have only fractional parts) (a length of 1.0 can cause overflows).

Lighting Limitations

The functionality of the light feature is limited to reflecting light to the camera (light is not reflected to other polygons, nor does it cast shadows on other polygons). However, independently of the lighting feature, the DS hardware does allow to create shadows, see:

DS 3D Shadow Polygons

Internal Operation on Normal Command

```
IF TexCoordTransformMode=2 THEN TexCoord=NormalVector*Matrix (see TexCoord)
NormalVector=NormalVector*DirectionalMatrix
VertexColor = EmissionColor
FOR i=0 to 3
IF PolygonAttrLight[i]=enabled THEN
   DiffuseLevel = max(0, -(LightVector[i]*NormalVector))
   ShininessLevel = max(0, (-HalfVector[i])*(NormalVector))^2
   IF TableEnabled THEN ShininessLevel = ShininessTable[ShininessLevel]
   ;note: below processed separately for the R,G,B color components...
   VertexColor = VertexColor + SpecularColor*LightColor[i]*ShininessLevel
   VertexColor = VertexColor + DiffuseColor*LightColor[i]*DiffuseLevel
```

```
VertexColor = VertexColor + AmbientColor*LightColor[i]
ENDIF
NEXT i
```

Internal Operation on Light_Vector Command (for Light i)

```
LightVector[i] = (LightVector*DirectionalMatrix)
HalfVector[i] = (LightVector[i]+LineOfSightVector)/2
```

LineOfSightVector (how it SHOULD work)

Ideally, the LineOfSightVector should point from the camera to the vertic(es), however, the vertic(es) are still unknown at time of normal command, so it is just pointing from the camera to the screen, ie.

```
LineOfSightVector = (0,0,-1.0)
```

Moreover, the LineOfSightVector should be multiplied by the Projection Matrix (so the vector would get rotated accordingly when the camera gets rotated), and, after multiplication by a scaled matrix, it'd be required to normalize the resulting vector.

LineOfSightVector (how it DOES actually work)

However, the NDS cannot normalize vectors by hardware, and therefore, it does completely leave out the LineOfSightVector*ProjectionMatrix multiplication. So, the LineOfSightVector is always (0,0,-1.0), no matter of any camera rotation. That means,

```
Specular Reflection WON'T WORK when the ProjectionMatrix is rotated (!)
```

So, if you want to rotate the "camera" (in MTX_MODE=0), then you must instead rotate the "world" in the opposite direction (in MTX_MODE=2). That problem applies only to Specular Reflection, ie. only if Lighting is used, and only if the Specular Material Color is nonzero.

Maths Notes

Note on Vector*Vector multiplication: Processed as LineVector*RowVector, so the result is a number (aka scalar) (aka a matrix with only 1x1 elements), multiplying two (normalized) vectors results in: "cos(angle)=vec1*vec2", ie. the cosine of the angle between the two vectors.

The various Normal/Light/Half/Sight vectors are only 3-dimensional (x,y,z), ie. only the upper-left 3x3 matrix elements are used on multiplications with the 4x4 DirectionalMatrix

DS 3D Shadow Polygons

The DS hardware's Light-function allows to reflect light to the camera, it does not reflect light to other polygons, and it does not cast any shadows. For shadows at fixed locations it'd be best to pre-calculate their shape and position, and to change the vertex color of the shaded polygons.

Additionally, the Shadow Polygon feature can be used to create animated shadows, ie. moved objects and variable light sources.

Shadow Polygons and Shadow Volume

The software must define a Shadow Volume (ie. the region which doesn't contain light), the hardware does then automatically draw the shadow on all pixels whose x/y/z-coordinates are inside of that region.

The Shadow Volume must be defined by several Shadow Polygons which are enclosing the shaded region. The 'top' of the shadow volume should be usually translated to the position of the object that casts the shadow, if the light direction changes then the shadow volume should be also rotated to match the light direction. The 'length' of the shadow volume should be (at least) long enough to reach from the object to the walls/floor where the shadow is to be drawn. The shadow volume must be passed TWICE to the hardware:

Step 1 - Shadow Volume for Mask

Set Polygon_Attr Mode=Shadow, PolygonID=00h, Back=Render, Front=Hide, Alpha=01h..1Eh, and pass the shadow volume (ie. the shadow polygons) to the geometry engine.

The Back=Render / Front=Hide setting causes the 'rear-side' of the shadow volume to be rendered, of course only as far as it is in front of other polygons. The Mode=Shadow / ID=00h setting causes the polygon NOT to be drawn to the Color Buffer - instead, flags are set in the Stencil Buffer (to be used in Step 2).

Step 2 - Shadow Volume for Rendering

Simply repeat step 1, but with Polygon_Attr Mode=Shadow, PolygonID=01h..3Fh, Back=Render(what/why?), Front=Render, Alpha=01h..1Eh. The Front=Render setting causes the 'front-side' of the shadow volume to be rendered, again, only as far as it is in front of other polygons. The Mode=Shadow / ID>00h setting causes the polygon to be drawn to the Color Buffer as usually, but only if the Stencil Buffer bits are zero (ie. the portion from Step 1 is excluded) (additionally, Step 2 resets the stencil bits after checking them). Moreover, the shadow is rendered only if its Polygon ID differs from the ID in the Attribute Buffer.

Shadow Alpha and Shadow Color

The Alpha=Translucent setting in Step 1 and 2 ensures that the Shadow is drawn AFTER the normal (opaque) polygons have been rendered. In Step 2 it does additionally specify the 'intensity' of the shadow. For normal shadows, the Vertex Color should be usually black, however, the shadow volume may be also used as 'spotlight volume' when using other colors.

Rendering Order

The Mask Volume must be rendered prior to the Rendering Volume, ie. Step 1 and 2 must be performed in that order, and, to keep that order intact, Auto-sorting must have been disabled in the previous Swap_Buffers command.

The shadow volume must be rendered after the 'target' polygons have been rendered, for opaque targets this is done automatically (due to the translucent alpha setting; translucent polygons are always rendered last, even with auto-sort disabled).

Translucent Targets

Casting shadows on Translucent Polygons. First draw the translucent target (with update depth buffer enabled, required for the shadow z-coordinates), then draw the Shadow Mask/Rendering volumes.

Due to the updated depth buffer the shadow will be cast only on the translucent target (not on any other polygons underneath of the translucent polygon). If you want the shadow to appear on both: Draw draw the Shadow Mask/Rendering volume TWICE (once before, and once after drawing the translucent target).

Polygon ID and Fog Enable

The "Render only if Polygon ID differs" feature (see Step 2) allows to prevent the shadow to be cast on the object that casts the shadow (ie. the object and

shadow should have the same IDs). The feature also allows to select whether overlapping shadows (with same/different IDs) are shaded once or twice. The old Fog Enable flag in the Attribute Buffer is ANDed with the Fog Enable flag of the Shadow Polygons, this allows to exclude Fog in shaded regions.

Shadow Volume Open/Closed Shapes

Normally, the shadow volume should have a closed shape, ie. should have rear-sides (step 1), and corresponding front-sides (step 2) for all possible viewing angles. That is required for the shadow to be drawn correctly, and also for the Stencil Buffer to be reset to zero (in step 2, so that the stencil bits won't disturb other shadow volumes).

Due to that, drawing errors may occur if the shadow volume's front or rear side gets clipped by near/far clip plane.

One exception is that the volume doesn't need a bottom-side (with a suitable volume length, the bottom may be left open, since it vanishes in the floor/walls anyways).

DS 3D Texture Attributes

4000488h - Cmd 22h - TEXCOORD - Set Texture Coordinates (W)

Specifies the texture source coordinates within the texture bitmap which are to be associated with the next vertex.

Parameter 1, Bit 0-15 S-Coordinate (X-Coordinate in Texture Source)

Parameter 1, Bit 16-31 T-Coordinate (Y-Coordinate in Texture Source)

Both values are 1bit sign + 11bit integer + 4bit fractional part.

A value of 1.0 (=1 SHL 4) equals to one Texel.

With Position 0.0, 0.0 drawing starts from upperleft of the Texture.

With positive offsets, drawing origin starts more "within" the texture.

With negative offsets, drawing starts "before" the texture.

"When texture mapping, the Geometry Engine works faster if you issue commands in the order TexCoord -> Normal -> Vertex."

40004A8h - Cmd 2Ah - TEXIMAGE PARAM - Set Texture Parameters (W)

- 0-15 Texture VRAM Offset div 8 (0..FFFFh -> 512K RAM in Slot 0.1.2.3) (VRAM must be allocated as Texture data, see Memory Control chapter) Repeat in S Direction (0=Clamp Texture, 1=Repeat Texture) 16
- Repeat in T Direction (0=Clamp Texture, 1=Repeat Texture) 17
- 18 Flip in S Direction (0=No, 1=Flip each 2nd Texture) (requires Repeat) Flip in T Direction (0=No, 1=Flip each 2nd Texture) (requires Repeat)
- 20-22 Texture S-Size (for N=0..7: Size=(8 SHL N); ie. 8..1024 texels)
- 20-22 Texture Joseph (for N=0../: 512e-23-25 Texture Format (0..7, see below) (for N=0..7: Size=(8 SHL N); ie. 8..1024 texels)
- Color 0 of 4/16/256-Color Palettes (0=Displayed, 1=Made Transparent)
- 30-31 Texture Coordinates Transformation Mode (0..3, see below)

Texture Formats:

- 0 No Texture
- 1 A3I5 Translucent Texture

- 2 4-Color Palette Texture
- 3 16-Color Palette Texture
- 4 256-Color Palette Texture
- 5 4x4-Texel Compressed Texture
- 6 A5I3 Translucent Texture
- 7 Direct Texture

Texture Coordinates Transformation Modes:

- O Do not Transform texture coordinates
- 1 TexCoord source
- 2 Normal source
- 3 Vertex source

The S-Direction equals to the horizontal direction of the source bitmap.

The T-Direction, T-repeat, and T-flip are the same in vertical direction.

For a "/" shaped texture, the S-clamp, S-repeat, and S-flip look like so:

Repeat Repeat+Flip Clamp

With "Clamp", the texture coordinates are clipped to MinMax(0,Size-1), so the texture at the edges of the texture bitmap are repeated (to avoid that effect, fill the bitmap edges by texels with alpha=0, so they become invisible).

40004ACh - Cmd 2Bh - PLTT BASE - Set Texture Palette Base Address (W)

Palette Base Address (div8 or div10h, see below) (Not used for Texture Format 7: Direct Color Texture) (0..FFF8h/8 for Texture Format 2: ie. 4-color-palette Texture) (0..17FF0h/10h for all other Texture formats) 13-31 Not used

The palette data occupies 16bit per color, Bit0-4: Red, Bit5-9: Green, Bit10-14: Blue, Bit15: Not used.

(VRAM must be allocated as Texture Palette, there can be up to 6 Slots allocated, ie. the addressable 18000h bytes, see Memory Control chapter)

TexImageParam and TexPlttBase

Can be issued per polygon (except within polygon strips).

DS 3D Texture Formats

Format 2: 4-Color Palette Texture

Each Texel occupies 2bit, the first Texel is located in LSBs of 1st byte.

In this format, the Palette Base is specified in 8-byte steps; all other formats use 16-byte steps (see PLTT BASE register).

Format 3: 16-Color Palette Texture

Each Texel occupies 4bit, the 1st Texel is located in LSBs of 1st byte.

Format 4: 256-Color Palette Texture

Each Texel occupies 8bit, the 1st Texel is located in 1st byte.

Format 7: Direct Color Texture

Each Texel occupies 16bit, the 1st Texel is located in 1st halfword.

Bit0-4: Red, Bit5-9: Green, Bit10-14: Blue, Bit15: Alpha

Format 1: A3I5 Translucent Texture (3bit Alpha, 5bit Color Index)

```
Each Texel occupies 8bit, the 1st Texel is located in 1st byte.
```

```
Bit0-4: Color Index (0..31) of a 32-color Palette
```

Bit5-7: Alpha (0..7; 0=Transparent, 7=Solid)

The 3bit Alpha value (0..7) is internally expanded into a 5bit Alpha value (0..31) as follows: Alpha=(Alpha*4)+(Alpha/2).

Format 6: A5I3 Translucent Texture (5bit Alpha, 3bit Color Index)

```
Each Texel occupies 8bit, the 1st Texel is located in 1st byte.
```

```
Bit0-2: Color Index (0..7) of a 8-color Palette
Bit3-7: Alpha (0..31; 0=Transparent, 31=Solid)
```

Format 5: 4x4-Texel Compressed Texture

Consists of 4x4 Texel blocks in Slot 0 or 2, 32bit per block, 2bit per Texel,

```
Bit0-7 Upper 4-Texel row (LSB=first/left-most Texel)
```

Bit8-15 Next 4-Texel row ("")

Bit16-23 Next 4-Texel row ("")

Bit24-31 Lower 4-Texel row ("")

Additional Palette Index Data for each 4x4 Texel Block is located in Slot 1,

Bit0-13 Palette Offset in 4-byte steps; Addr=(PLTT_BASE*10h)+(Offset*4)

Bit14-15 Transparent/Interpolation Mode (0..3, see below)

whereas, the Slot 1 offset is related to above Slot 0 or 2 offset,

The 2bit Texel values (0..3) are interpreted depending on the Mode (0..3).

Texel	Mode 0	Mode 1	Mode 2	Mode 3
0	Color 0	Color0	Color 0	Color 0
1	Color 1	Color1	Color 1	Color 1
2	Color 2	(Color0+Color1)/2	Color 2	(Color0*5+Color1*3)/8
3	Transparent	Transparent	Color 3	(Color0*3+Color1*5)/8

Mode 1 and 3 are using only 2 Palette Colors (which requires only half as much Palette memory), the 3rd (and 4th) Texel Colors are automatically set to above values (eg. to gray-shades if color 0 and 1 are black and white).

Note: The maximum size for 4x4-Texel Compressed Textures is 1024x512 or 512x1024 (which are both occupying the whole 128K in slot 0 or 2, plus 64K in

slot1), a larger size of 1024x1024 cannot be used because of the gap between slot 0 and 2.

DS 3D Texture Coordinates

For textured polygons, a texture coordinate must be associated with each vertex of the polygon. The coordinates (S,T) are defined by TEXCOORD command (typically issued prior to each VTX command), and can be optionally automatically transformed, by the Transformation Mode selected in TEXIMAGE_PARAM register.

Texture Matrix

Although the texture matrix is 4x4, with values m[0..15], only the left two columns of this matrix are actually used. In Mode 2 and 3, the bottom row of the matrix is replaced by S and T values from most recent TEXCOORD command.

Texture Coordinates Transformation Mode 0 - No Transform

The values are set upon executing the TEXCOORD command, (S'T') = (ST)

Simple coordinate association, without using the Texture Matrix at all.

Texture Coordinates Transformation Mode 1 - TexCoord source

The values are calculated upon executing the TEXCOORD command,

$$(S'T') = (ST1/161/16) * | m[0] m[1] | m[8] m[5] | m[8] m[9] | m[12] m[13] |$$

Can be used to produce a simple texture scrolling, rotation, or scaling, by setting a translate, rotate, or scale matrix for the texture matrix.

Texture Coordinates Transformation Mode 2 - Normal source

The values are calculated upon executing the NORMAL command,

Can be used to produce spherical reflection mapping by setting the texture matrix to the current directional vector matrix, multiplied by a scaling matrix that expands the directional vector space from -1.0..+1.0 to one half of the texture size. For that purpose, translate the origin of the texture coordinate to the center of the spherical texture by using TexCoord command (spherical texture means a bitmap that contains some circle-shaped image).

Texture Coordinates Transformation Mode 3 - Vertex source

The values are calculated upon executing any VTX commands,

```
(S'T') = (Vx Vy Vz 1.0) * | m[0] m[1] | m[4] m[5] | m[8] m[9] | S T
```

Can be used to produce texture scrolls dependent on the View coordinates by copying the current position coordinate matrix into the texture matrix. For example, the PositionMatrix can be obtained via CLIPMTX_RESULT (see there for details), and that values can be then manually copied to the TextureMatrix.

Sign+Integer+Fractional Parts used in above Formulas

```
m[..1
                   1+19+12 (32bit)
Matrix
Vertex
         Vx, Vy, Vz 1+3+12 (16bit)
         Nx, Ny, Nz 1+0+9
Normal
                          (10bit)
                          (1bit)
Constant 1.0
                   0+1+0
Constant 1/16
                   0+0+4
                          (4bit)
TexCoord S.T
                   1+11+4 (16bit)
Result S',T'
                   1+11+4 (16bit) <----- clipped to that size !
```

Observe that the S',T' values are clipped to 16bit size. Ie. after the Vector*Matrix calaction, the result is shifted right (to make it having a 4bit fraction), and the value is then masked to 16bit size.

DS 3D Texture Blending

Polygon pixels consist of a Vertex Color, and of Texture Colors.

These colors can be blended as described below. Or, to use only either one:

To use only the Vertex Color: Select No Texture in TEXIMAGE_PARAM.

To use only the Texture Color: Select Modulation Mode and Alpha=31 in POLYGON_ATTR, and set COLOR to 7FFFh (white), or to gray values (to decrease brightness of the texture color).

Vertex Color (Rv,Gv,Bv,Av)

The Vertex Color (Rv,Gv,Bv) can be changed per Vertex (either by Color, Normal, or Material0 command), pixels between vertices are shaded to medium values of the surrounding vertices. The Vertex Alpha (Av), can be changed only per polygon (by PolygonAttr command).

Texture Colors (Rt,Gt,Bt,At)

The Texture Colors (Rt,Gt,Bt), and Alpha value (At), are defined by the Texture Bitmap. For formats without Alpha value, assume At=31 (solid), and for formats with 1bit Alpha assume At=A*31.

Shading Table Colors (Rs,Gs,Bs)

In Toon/Highlight Shading Mode, the red component of the Vertex Color (Rv) is mis-used as an index in the Shading Table, ie. Rv is used to read Shading Colors (Rs,Gs,Bs) from the table; the green and blue components of the Vertex Color (Gv,Bv) are unused in this mode. The Vertex Alpha (Av) is kept used. Shading is used in Polygon Mode 2, whether it is Toon or Highlight Shading is selected in DISP3DCNT; this is a per-frame selection, so only either one can be

Texture Blending - Modulation Mode (Polygon Attr Mode 0)

```
R = ((Rt+1)*(Rv+1)-1)/64
G = ((Gt+1)*(Gv+1)-1)/64
B = ((Bt+1)*(Bv+1)-1)/64
A = ((At+1)*(Av+1)-1)/64
```

The multiplication result is decreased intensity (unless both factors are 63).

Texture Blending - Decal Mode (Polygon Attr Mode 1)

```
R = (Rt*At + Rv*(63-At))/64 ;except, when At=0: R=Rv, when At=31: R=Rt G = (Gt*At + Gv*(63-At))/64 ;except, when At=0: G=Gv, when At=31: G=Gt B = (Bt*At + Bv*(63-At))/64 ;except, when At=0: B=Bv, when At=31: B=Bt A = Av
```

The At value is used (only) as ratio for Texture color vs Vertex Color.

Texture Blending - Toon Shading (Polygon Mode 2, DISP3DCNT=Toon)

The vertex color Red component (Rv) is used as an index in the toon table.

```
 \begin{array}{lll} R = & ((Rt+1)*(Rs+1)-1)/64 & ; Rs=ToonTableRed[Rv] \\ G = & ((Gt+1)*(Gs+1)-1)/64 & ; Gs=ToonTableGreen[Rv] \\ B = & ((Bt+1)*(Bs+1)-1)/64 & ; Bs=ToonTableBlue[Rv] \\ A = & ((At+1)*(Av+1)-1)/64 & ; Bs=ToonTableBlue[Rv] \\ \end{array}
```

This is same as Modulation Mode, but using Rs,Gs,Bs instead Rv,Gv,Bv.

Texture Blending - Highlight Shading (Polygon Mode 2, DISP3DCNT=Highlight)

```
R = ((Rt+1)*(Rs+1)-1)/64+Rs ; truncated to MAX=63 G = ((Gt+1)*(Gs+1)-1)/64+Gs ; truncated to MAX=63 B = ((Bt+1)*(Bs+1)-1)/64+Bs ; truncated to MAX=63 A = ((At+1)*(Av+1)-1)/64
```

Same as Toon Shading, with additional addition offset, the addition may increase the intensity, however, it may also change the hue of the color.

Above formulas are for 6bit RGBA values, ie. 5bit values internally expanded to 6bit as such: IF X>0 THEN X=X*2+1.

Uni-Colored Textures

Although textures are normally containing "pictures", in some cases it makes sense to use "blank" textures that are filled with a single color: Wire-frame polygons are always having Av=31, however, they can be made transparent by using Translucent Textures (ie. A5I3 or A3I5 formats) with At<31. In Toon/Highlight shading modes, the Vertex Color is mis-used as table index, however, Toon/Highlight shading can be used on uni-colored textures, which is more or less the same as using Toon/Highlight shading on uni-colored Vertex-colors.

DS 3D Toon, Edge, Fog, Alpha-Blending, Anti-Aliasing

4000380h..3BFh - TOON TABLE - Toon Table (W)

This 64-byte region contains the 32 toon colors (16bit per color), used for both Toon and Highlight Shading. In both modes, the Red (R) component of the RGBA vertex color is mis-used as index to obtain the new RGB value from the toon table, vertex Alpha (A) is kept used as is.

```
Bit0-4: Red, Bit5-9: Green, Bit10-14: Blue, Bit15: Not Used
```

Shading can be enabled (per polygon) in Polygon_Attr, whether it is Toon or Highlight Shading is set (per frame) in DISP3DCNT. For more info on shading, see:

DS 3D Texture Blending

4000330h..33Fh - EDGE COLOR - Edge Colors 0..7 (W)

This 16-byte region contains the 8 edge colors (16bit per color), Edge Color 0 is used for Polygon ID 00h..07h, Color 1 for ID 08h..0Fh, and so on. Bit0-4: Red, Bit5-9: Green, Bit10-14: Blue, Bit15: Not Used

Edge Marking allows to mark the edges of an object (whose polygons all have the same ID) in a wire-frame style. Edge Marking can be enabled (per frame) in DISP3DCNT. When enabled, the polygon edges are drawn at the edge color, but only if the old ID value in the Attribute Buffer is different than the Polygon ID of the new polygon, so no edges are drawn between connected or overlapping polygons with same ID values.

Edge Marking is applied ONLY to opaque polygons (including wire-frames).

Edge Marking increases the size of opaque polygons (see notes below).

Edge Marking doesn't work very well with Anti-Aliasing (see Anti-Aliasing).

Technically, when rendering a polygon, it's edges (ie. the wire-frame region) are flagged as possible-edges (but it's still rendered normally, without using the edge-color). Once when all opaque polygons (*) have been rendered, the edge color is applied to these flagged pixels, under following conditions: At least one of the four surrounding pixels (up, down, left, right) must have different polygon_id than the edge, and, the edge depth must be LESS than the depth of that surrounding pixel (ie. no edges are rendered if the depth is GREATER or EQUAL, even if the polygon_id differs). At the screen borders, edges seem to be rendered in respect to the rear-plane's polygon id entry (see Port 4000350h).

(*) Actually, edge-marking is reportedly performed not until all opaque AND translucent polygons have been rendered. That brings up some effects/problems when edges are covered by translucent polys: The edge-color is probably drawn as is (ie. it'll overwrite the translucent color, rather than being blended with the translucent color). And, any translucent polygons that do update the depth buffer will cause total edge-marking malfunction (since edge-marking involves the comparision of the current/surrounding pixel's depth values).

4000358h - FOG COLOR - Fog Color (W)

Fog can be used to let more distant polygons to disappear in foggy grayness (or in darkness, or other color). This is particularly useful to "hide" the far clip plane. Fog can be enabled in DISP3DCNT.Bit7, moreover, when enabled, it can be activated or deactivated per polygon (POLYGON_ATTR.Bit15), and per Rear-plane (see there).

```
0-4 Fog Color, Red ;\
5-9 Fog Color, Green ; used only when DISP3DCNT.Bit6 is zero
10-14 Fog Color, Blue ;/
15 Not used
```

```
16-20 Fog Alpha ;-used no matter of DISP3DCNT.Bit6 21-31 Not used
```

Whether or not fog is applied to a pixel depends on the Fog flag in the framebuffer, the initial value of that flag can be defined in the rear-plane. When rendering opaque pixels, the framebuffer's fog flag gets replaced by PolygonAttr.Bit15. When rendering translucent pixels, the old flag in the framebuffer gets ANDed with PolygonAttr.Bit15.

400035Ch - FOG OFFSET - Fog Depth Offset (W)

```
0-14 Fog Offset (Unsigned) (0..7FFFh)
```

15-31 Not used

FogDepthBoundary[0..31] (for FogDensity[0..31]) are defined as:

FogDepthBoundary[n] = FOG OFFSET + FOG STEP*(n+1); with n = 0..31

Whereas FOG_STEP is derived from the FOG_SHIFT value in DISP3DCNT.Bit8-11 (FOG_STEP=400h shr FOG_SHIFT) (normally FOG_SHIFT should be 0..10 (bigger shift amounts of 11..15 would cause FOG_STEP to become zero, so only Density[0] and Density[31] would be used).

The meaning of the depth values depends on whether z-values or w-values are stored in the framebuffer (see SwapBuffers.Bit1).

For translucent polygons, the depth value (and therefore: the amount of fog) depends on the depth update bit (see PolygonAttr.Bit11).

4000360h..37Fh - FOG TABLE - Fog Density Table (W)

This 32-byte region contains FogDensity[0..31] (used at FogDepthBoundary[n]),

- 0-6 Fog Density (00h..7Fh = None..Full) (usually increasing values)
- 7 Not used

FogDensity[0] is used for all pixels closer than FogDepthBoundary[0], FogDensity[31] is used for all pixels more distant than FogDepthBoundary[0].

Density is linear interpolated for pixels that are between two Density depth boundaries. The formula for Fog Blending is:

```
 FrameBuffer[R] = (FogColor[R]*Density + FrameBuffer[R]*(128-Density)) / 128 \\ FrameBuffer[G] = (FogColor[G]*Density + FrameBuffer[G]*(128-Density)) / 128 \\ FrameBuffer[B] = (FogColor[B]*Density + FrameBuffer[B]*(128-Density)) / 128 \\ FrameBuffer[A] = (FogColor[A]*Density + FrameBuffer[A]*(128-Density)) / 128 \\ FrameBuffer[A]*(128-Density) /
```

If DISP3DCNT.Bit6 is set (=Alpha Only), then only FrameBuffer[A] is updated, and FrameBuffer[RGB] are kepth unchanged. Density=127 is handled as if Density=128.

Fog Glitch: The fog_alpha value appears to be ignored (treated as fog_alpha=1Fh) in the region up to the first density boundary. However, normally that value will be multiplied by zero (assumung that density[0] is usually zero), so you won't ever notice that hardware glitch.

Alpha-Blending (Polygon vs FrameBuffer)

Alpha-Blending occurs for pixels of translucent polygons,

FrameBuf[A] = max(Poly[A], FrameBuf[A])

There are three situations in which Alpha-Blending is bypassed (the old Framebuf[R,G,B,A] value is then simply overwritten by Poly[R,G,B,A]):

1) Alpha-Blending is disabled

(DISP3DCNT.Bit3=0)

2) The polygon pixel is opaque

(Polv[A]=31)

3) The old framebuffer value is totally transparent (FrameBuf[A]=0)

The third case can happen if the rear-plane was initialized with Alpha=0, which causes the polygon not to be blended with the rear-plane (which may give better results when subsequently blending the 3D layer with the 2D engine).

Note: Totally transparent pixels (with Poly[A]=0) are not rendered (ie. neither FrameBuf[R,G,B,A] nor FrameBuf[Depth,Fog,PolyID,etc.] are updated.

Anti-Aliasing

Anti-Aliasing can be enabled in DISP3DCNT, when enabled, the edges of opaque polygons will be anti-aliased (ie. the pixels at the edges may become translucent).

Anti-Aliasing is not applied on translucent polygons. And, Anti-Aliasing is not applied on the interiors of the poylgons (eg. an 8x8 chessboard texture will be anti-aliased only at the board edges, not at the edges of the 64 fields).

Anti-Aliasing is (accidently) applied to opaque 1dot polygongs, line-segments and wire-frames (which results in dirty lines with missing pixels, 1dot polys become totally invisible), workaround is to use translucent dots, lines and wires (eg. with alpha=30).

Anti-Aliasing is (correctly) not applied to edges of Edge-Marked polygons, in that special case even opaque line-segments and wire-frames are working even if anti-aliasing is enabled (provided that they are edge-marked, ie. if their polygon ID differs from the framebuffer's ID).

Anti-Aliasing is (accidently) making the edges of Edge-Marked polygons translucent (with alpha=16 or so?), that reduces the contrast of the edge colors. Moreover, if two of these translucent edges do overlap, then they are blended twice (even if they have the same polygon_id, and even if the depth_update bit in polygon_attr is set; both should normally prevent double-blending), that scatters the brightness of such edges.

Polygon Size

In some cases, the NDS hardware doesn't render the lower/right edges of certain polygons. That feature reduces rendering load, and, when rendering connected polygons (eg. strips), then it'd be unnecessary to render that edges (since they'd overlap with the upper/left edges of the other polygon). On the contrary, if there's no connected polygon displayed, then the polygon may appear smaller than expected. Small polygons with excluded edges are:

Opaque polygons (except wire-frames) without Edge-Marking and Anti-Aliasing,

and, all polygons with vertical right-edges (except line-segments).

Plus, Translucent Polys when Alpha-Blending is disabled in DISP3DCNT.Bit3.

All other polygons are rendered at full size with all edges included (except vertical right edges). Note: To disable the small-polygon feature, you can enable edge-marking (which does increase the polygon size, even if no edges are drawn, ie. even if all polys do have the same ID).

DS 3D Status

4000600h - GXSTAT - Geometry Engine Status Register (R and R/W)

Bit 30-31 are R/W. Writing "1" to Bit15 does reset the Error Flag (Bit15), and additionally resets the Projection Stack Pointer (Bit13), and probably (?) also the Texture Stack Pointer. All other GXSTAT bits are read-only.

- 0 BoxTest,PositionTest,VectorTest Busy (0=Ready, 1=Busy)
- 1 BoxTest Result (0=All Outside View, 1=Parts or Fully Inside View)
- 2-7 Not used
- 8-12 Position & Vector Matrix Stack Level (0..31) (lower 5bit of 6bit value)

```
13
      Projection Matrix Stack Level
                                           (0..1)
14
      Matrix Stack Busy (0=No, 1=Yes; Currently executing a Push/Pop command)
      Matrix Stack Overflow/Underflow Error (0=No, 1=Error/Acknowledge/Reset)
15
16-24 Number of 40bit-entries in Command FIFO (0..256)
      Command FIFO Full (MSB of above) (0=No, 1=Yes; Full)
(24)
25
      Command FIFO Less Than Half Full (0=No, 1=Yes; Less than Half-full)
26
      Command FIFO Empty
                                        (0=No, 1=Yes; Empty)
27
      Geometry Engine Busy (0=No, 1=Yes; Busy; Commands are executing)
28-29 Not used
30-31 Command FIFO IRQ (0=Never, 1=Less than half full, 2=Empty, 3=Reserved)
```

When GXFIFO IRQ is enabled (setting 1 or 2), the IRQ flag (IF.Bit21) is set while and as long as the IRQ condition is true (and attempts to acknowledge the IRQ by writing to IF.Bit21 have no effect). So that, the IRQ handler must either fill the FIFO, or disable the IRQ (setting 0), BEFORE trying to acknowledge the IRQ.

4000604h - RAM COUNT - Polygon List & Vertex RAM Count Register (R)

- 0-11 Number of Polygons currently stored in Polygon List RAM (0..2048)
- 12-15 Not used
- 16-28 Number of Vertices currently stored in Vertex RAM (0..6144)
- 13-15 Not used

If a SwapBuffers command has been sent, then the counters are reset 10 cycles (at 33.51MHz clock) after next VBlank.

4000320h - RDLINES COUNT - Rendered Line Count Register (R)

Rendering starts in scanline 214, the rendered lines are stored in a buffer that can hold up to 48 scanlines. The actual screen output begins after scanline 262, the lines are then read from the buffer and sent to the display. Simultaneously, the rendering engine keeps writing new lines to the buffer (ideally at the same speed than display output, so the buffer would always contain 48 pre-calculated lines).

- 0-5 Minimum Number (minus 2) of buffered lines in previous frame (0..46)
- 6-31 Not used

If rendering becomes slower than the display output, then the number of buffered lines decreases. Smaller values in RDLINES indicate that additional load to the rendering engine may cause buffer underflows in further frames, if so, the program should reduce the number of polygons to avoid display glitches. Even if RDLINES becomes zero, it doesn't indicate whether actual buffer underflows have occured or not (underflows are indicated in DISP3DCNT Bit12).

DS 3D Tests

40005C0h - Cmd 70h - BOX TEST - Test if Cuboid Sits inside View Volume (W)

The BoxTest result indicates if one or more of the 6 faces of the box are fully or parts of inside of the view volume. Can be used to reduce unnecessary overload, ie. if the result is false, then the program can skip drawing of objects which are inside of the box.

BoxTest verifies only if the faces of the box are inside view volume, and so, it will return false if the whole view volume is located inside of the box (still objects inside of the box may be inside of view).

Parameter 1, Bit 0-15 X-Coordinate

```
Parameter 1, Bit 16-31 Y-Coordinate
Parameter 2, Bit 0-15 Z-Coordinate
Parameter 2, Bit 16-31 Width (presumably: X-Offset?)
Parameter 3, Bit 0-15 Height (presumably: Y-Offset?)
Parameter 3, Bit 16-31 Depth (presumably: Z-Offset?)
All values are 1bit sign, 3bit integer, 12bit fractional part
```

The result of the "coordinate+offset" additions should not overflow 16bit vertex coordinate range (1bit sign, 3bit integer, 12bit fraction).

Before using BoxTest, be sure that far-plane-intersecting & 1-dot polygons are enabled, if they aren't: Send the PolygonAttr command (with bit12,13 set to enable them), followed by dummy Begin and End commands (required to apply the new PolygonAttr settings). BoxTest should not be issued within Begin/End. After sending the BoxTest command, wait until GXSTAT.Bit0 indicates Ready, then read the result from GXSTAT.Bit1.

40005C4h - Cmd 71h - POS TEST - Set Position Coordinates for Test (W)

```
Parameter 1, Bit 0-15 X-Coordinate
Parameter 1, Bit 16-31 Y-Coordinate
Parameter 2, Bit 0-15 Z-Coordinate
Parameter 2, Bit 16-31 Not used
All values are 1bit sign, 3bit integer, 12bit fractional part.
```

Multiplies the specified line-vector (x,y,z,1) by the clip coordinate matrix.

After sending the command, wait until GXSTAT.Bit0 indicates Ready, then read the result from POS_RESULT registers. POS_TEST can be issued anywhere (except within polygon strips, huh?).

Caution: POS_TEST overwrites the internal VTX registers, so the next vertex should be <fully> defined by VTX_10 or VTX_16, otherwise, when using VTX_XY, VTX_XZ, VTX_YZ, or VTX_DIFF, then the new vertex will be relative to the POS_TEST coordinates (rather than to the previous vertex).

4000620h..62Fh - POS RESULT - Position Test Results (R)

This 16-byte region (4 words) contains the resulting clip coordinates (x,y,z,w) from the POS_TEST command. Each value is 1bit sign, 19bit integer, 12bit fractional part.

40005C8h - Cmd 72h - VEC TEST - Set Directional Vector for Test (W)

```
Parameter 1, Bit 0-9 X-Component
Parameter 1, Bit 10-19 Y-Component
Parameter 1, Bit 20-29 Z-Component
Parameter 1, Bit 30-31 Not used
```

All values are 1bit sign, 9bit fractional part.

Multiplies the specified line-vector (x,y,z,0) by the directional vector matrix. Similar as for the NORMAL command, it does require Matrix Mode 2 (ie. Position & Vector Simultaneous Set mode).

After sending the command, wait until GXSTAT.Bit0 indicates Ready, then read the result ("the directional vector in the View coordinate space") from VEC_RESULT registers.

4000630h..635h - VEC_RESULT - Vector Test Results (R)

This 6-byte region (3 halfwords) contains the resulting vector (x,y,z) from the VEC_TEST command. Each value is 4bit sign, 0bit integer, 12bit fractional part.

The 4bit sign is either 0000b (positive) or 1111b (negative). There is no integer part, so values >=1.0 or <-1.0 will cause overflows. (Eg. +1.0 aka 1000h will be returned as -1.0 aka F000h due to overflow and sign-expansion).

DS 3D Rear-Plane

Other docs seem to refer to this as Clear-plane, rather than Rear-plane, anyways, the plane can be an image, so it isn't always "cleared". The view order is as such:

--> 2D Layers --> 3D Polygons --> 3D Rear-plane --> 2D Layers --> 2D Backdrop

The rear-plane can be disabled (by making it transparent; alpha=0), so that the 2D layers become visible as background.

2D layers can be moved in front of, or behind the 3D layer-group (which is represented as BG0 to the 2D Engine), 2D layers behind BG0 can be used instead of, or additionally to the rear-plane.

The rear-plane can be initialized via below two registers (so all pixels in the plane have the same colors and attributes), this method is used when DISP3DCNT.14 is zero:

```
4000350h - CLEAR_COLOR - Clear Color Attribute Register (W)
```

- 0-4 Clear Color, Red
- 5-9 Clear Color, Green
- 10-14 Clear Color, Blue
- Fog (enables Fog to the rear-plane) (doesn't affect Fog of polygons)
- 16-20 Alpha
- 21-23 Not used
- 24-29 Clear Polygon ID (affects edge-marking, at the screen-edges?)
- 30-31 Not used

4000354h - CLEAR DEPTH - Clear Depth Register (W)

- 0-14 Clear Depth (0..7FFFh) (usually 7FFFh = most distant)
- 15 Not used
- 16-31 See Port 4000356h, CLRIMAGE OFFSET

The 15bit Depth is expanded to 24bit as "X=(X*200h)+((X+1)/8000h)*1FFh".

Rear Color/Depth Bitmaps

Alternately, the rear-plane can be initialized by bitmap data (allowing to assign different colors & attributes to each pixel), this method is used when DISP3DCNT.14 is set:

Consists of two bitmaps (one with color data, one with depth data), each containing 256x256 16bit entries, and so, each occupying a whole 128K slot, Rear Color Bitmap (located in Texture Slot 2)

0-4 Clear Color, Red

```
5-9 Clear Color, Green
10-14 Clear Color, Blue
15 Alpha (0=Transparent, 1=Solid) (equivalent to 5bit-alpha 0 and 31)
Rear Depth Bitmap (located in Texture Slot 3)
0-14 Clear Depth, expanded to 24bit as X=(X*200h)+((X+1)/8000h)*1FFh
15 Clear Fog (Initial fog enable value)
```

This method requires VRAM to be allocated to Texture Slot 2 and 3 (see Memory Control chapter). Of course, in that case the VRAM is used as Rear-plane, and cannot be used for Textures.

The bitmap method is restricted to 1bit alpha values (the register-method allows to use a 5bit alpha value).

The Clear Polygon ID is kept defined in the CLEAR_COLOR register, even in bitmap mode.

4000356h - CLRIMAGE_OFFSET - Rear-plane Bitmap Scroll Offsets (W)

The visible portion of the bitmap is 256x192 pixels (regardless of the viewport setting, which is used only for polygon clipping). Internally, the bitmap is 256x256 pixels, so the bottom-most 64 rows are usually offscreen, unless scrolling is used to move them into view.

```
Bit0-7 X-Offset (0..255; 0=upper row of bitmap)
Bit8-14 Y-Offset (0..255; 0=left column of bitmap)
```

The bitmap wraps to the upper/left edges when exceeding the lower/right edges.

DS 3D Final 2D Output

The final 3D image (consisting of polygons and rear-plane) is passed to 2D Engine A as BG0 layer (provided that DISPCNT is configured to use 3D as BG0).

Scrolling

The BG0HOFS register (4000010h) can be used the scroll the 3D layer horizontally, the scroll region is 512 pixels, consisting of 256 pixels for the 3D image, followed by 256 transparent pixels, and then wrapped to the 3D image again. Vertical scrolling (and rotation/scaling) cannot be used on the 3D layer.

BG Priority Order

The lower 2bit of the BG0CNT register (4000008h) control the priority relative to other BGs and OBJs, so the 3D layer can be in front of or behind 2D layers. All other bits in BG0CNT have no effect on 3D, namely, mosaic cannot be used on the 3D layer.

Special Effects

```
Special Effects Registers (4000050h..54h) can be used as such:
```

Brightness up/down with BGO as 1st Target via EVY (as for 2D)

Blending with BGO as 2nd Target via EVA/EVB (as for 2D)

Blending with BGO as 1st Target via 3D Alpha-values (unlike as for 2D)

The latter method probably (?) uses per-pixel 3D alpha values as such: EVA=A/2, and EVB=16-A/2, without using the EVA/EVB settings in 4000052h.

Window Feature

Window Feature (4000040h..4Bh) can be used as for 2D.

"If the 3D screen has highest priority, then alpha-blending is always enabled, regardless of the Window Control register's color effect enable flag [ie. regardless of Bit5 of WIN0IN, WIN1IN, WINOBJ, WINOUT registers]"... not sure if that is true, and if it superseedes the effect selection in Port 4000050h...?

DS Sound

The DS contains 16 hardware sound channels.

The console contains two speakers, arranged left and right of the upper screen, and so, provides stereo sound even without using the headphone socket.

DS Sound Channels 0..15

DS Sound Control Registers

DS Sound Capture

DS Sound Block Diagrams

DS Sound Notes

Power control

When restoring power supply to the sound circuit, do not output any sound during the first 15 milliseconds.

DS Sound Channels 0..15

Each of the 16 sound channels occopies 16 bytes in the I/O region, starting with channel 0 at 4000400h..400040Fh, up to channel 15 at 40004F0h..40004Fh.

40004x0h - NDS7 - SOUNDxCNT - Sound Channel X Control Register (R/W)

```
(0..127=silent..loud)
Bit0-6
         Volume Mul
                      (always zero)
Bit7
         Not used
                      (0=Normal, 1=Div2, 2=Div4, 3=Div16)
Bit8-9
         Volume Div
                      (always zero)
Bit10-14 Not used
                       (0=Normal, 1=Hold last sample after one-shot sound)
Bit15
         Hold
Bit16-22 Panning
                      (0..127=left..right) (64=half volume on both speakers)
Bit23
         Not used
                       (always zero)
Bit24-26 Wave Duty
                      (0..7); HIGH=(N+1)*12.5%, LOW=(7-N)*12.5% (PSG only)
Bit27-28 Repeat Mode (0=Manual, 1=Loop Infinite, 2=One-Shot, 3=Prohibited)
Bit29-30 Format
                      (0=PCM8, 1=PCM16, 2=IMA-ADPCM, 3=PSG/Noise)
Bit31
         Start/Status (0=Stop, 1=Start/Busy)
```

All channels support ADPCM/PCM formats, PSG rectangular wave can be used only on channels 8..13, and white noise only on channels 14..15.

40004x4h - NDS7 - SOUNDxSAD - Sound Channel X Data Source Register (W)

Bit0-26 Source Address (must be word aligned, bit0-1 are always zero) Bit27-31 Not used

40004x8h - NDS7 - SOUNDxTMR - Sound Channel X Timer Register (W)

Bit0-15 Timer Value, Sample frequency, timerval=-(33513982Hz/2)/freq

The PSG Duty Cycles are composed of eight "samples", and so, the frequency for Rectangular Wave is 1/8th of the selected sample frequency. For PSG Noise, the noise frequency is equal to the sample frequency.

40004xAh - NDS7 - SOUNDxPNT - Sound Channel X Loopstart Register (W)

Bit0-15 Loop Start, Sample loop start position (counted in words, ie. N*4 bytes)

40004xCh - NDS7 - SOUNDxLEN - Sound Channel X Length Register (W)

The number of samples for N words is 4*N PCM8 samples, 2*N PCM16 samples, or 8*(N-1) ADPCM samples (the first word containing the ADPCM header). The Sound Length is not used in PSG mode.

Bit0-21 Sound length (counted in words, ie. N*4 bytes)

Bit22-31 Not used

Minimum length (the sum of PNT+LEN) is 4 words (16 bytes), smaller values (0..3 words) are causing hang-ups (busy bit remains set infinite, but no sound output occurs).

In One-shot mode, the sound length is the sum of (PNT+LEN).

In Looped mode, the length is (1*PNT+Infinite*LEN), ie. the first part (PNT) is played once, the second part (LEN) is repeated infinitely.

DS Sound Control Registers

4000500h - NDS7 - SOUNDCNT - Sound Control Register (R/W)

```
(0..127=silent..loud)
Bit0-6
        Master Volume
                             (always zero)
Bit7
         Not used
        Left Output from
                             (0=Left Mixer, 1=Ch1, 2=Ch3, 3=Ch1+Ch3)
Bit8-9
Bit10-11 Right Output from (0=Right Mixer, 1=Ch1, 2=Ch3, 3=Ch1+Ch3)
        Output Ch1 to Mixer (0=Yes, 1=No) (both Left/Right)
Bit12
        Output Ch3 to Mixer (0=Yes, 1=No) (both Left/Right)
Bit13
Bit14
         Not used
                             (always zero)
                             (0=Disable, 1=Enable)
Bit15
         Master Enable
Bit16-31 Not used
                             (always zero)
```

4000504h - NDS7 - SOUNDBIAS - Sound Bias Register (R/W)

Bit0-9 Sound Bias (0..3FFh, usually 200h)

```
Bit10-31 Not used (always zero)
```

After applying the master volume, the signed left/right audio signals are in range -200h..+1FFh (with medium level zero), the Bias value is then added to convert the signed numbers into unsigned values (with medium level 200h).

BIAS output is always enabled, even when Master Enable (SOUNDCNT.15) is off.

The sampling frequency of the mixer is 1.04876 MHz with an amplitude resolution of 24 bits, but the sampling frequency after mixing with PWM modulation is 32.768 kHz with an amplitude resolution of 10 bits.

DS Sound Capture

The DS contains 2 built-in sound capture devices that can capture output waveform data to memory. Sound capture 0 can capture output from left-mixer or output from channel 0. Sound capture 1 can capture output from right-mixer or output from channel 2.

```
4000508h - NDS7 - SNDCAP0CNT - Sound Capture 0 Control Register (R/W)
4000509h - NDS7 - SNDCAP1CNT - Sound Capture 1 Control Register (R/W)
           Control of Associated Sound Channels (ANDed with Bit7)
 Bit0
            SNDCAPOCNT: Output Sound Channel 1 (0=As such, 1=Add to Channel 0)
            SNDCAP1CNT: Output Sound Channel 3 (0=As such, 1=Add to Channel 2)
           Caution: Addition mode works only if BOTH Bit0 and Bit7 are set.
 Bit1
           Capture Source Selection
            SNDCAPOCNT: Capture 0 Source (0=Left Mixer, 1=Channel 0/Bugged)
            SNDCAP1CNT: Capture 1 Source (0=Right Mixer, 1=Channel 2/Bugged)
 Bit2
           Capture Repeat
                                 (0=Loop, 1=One-shot)
 Bit3
           Capture Format
                                 (0=PCM16, 1=PCM8)
                                 (always zero)
 Bit4-6
           Not used
           Capture Start/Status (0=Stop, 1=Start/Busy)
 Bit7
4000510h - NDS7 - SNDCAP0DAD - Sound Capture 0 Destination Address (R/W)
4000518h - NDS7 - SNDCAP1DAD - Sound Capture 1 Destination Address (R/W)
 Bit0-26 Destination address (word aligned, bit0-1 are always zero)
 Bit27-31 Not used (always zero)
Capture start address (also used as re-start address for looped capture).
4000514h - NDS7 - SNDCAP0LEN - Sound Capture 0 Length (W)
400051Ch - NDS7 - SNDCAP1LEN - Sound Capture 1 Length (W)
 Bit0-15 Buffer length (1..FFFFh words) (ie. N*4 bytes)
 Bit16-31 Not used
```

Minimum length is 1 word (attempts to use 0 words are interpreted as 1 word).

SOUND1TMR - NDS7 - Sound Channel 1 Timer shared as Capture 0 Timer SOUND3TMR - NDS7 - Sound Channel 3 Timer shared as Capture 1 Timer

There are no separate capture frequency registers, instead, the sample frequency of Channel 1/3 is shared for Capture 0/1. These channels are intended to output the captured data, so it makes sense that both capture and sound output use the same frequency.

```
For Capture 0, a=0, b=1, x=0.
For Capture 1, a=2, b=3, x=1.
```

Capture Bugs

The NDS contains two hardware bugs which do occur when capturing data from ch(a) (SNDCAPxCNT.Bit1=1), if so, either bug occurs depending on whether ch(a)+ch(b) addition is enabled or disabled (SNDCAPxCNT.Bit0).

- 1) Both Negative Bug SNDCAPxCNT Bit1=1, Bit0=0 (addition disabled) Capture data is accidently set to -8000h if ch(a) and ch(b) are both <0. Otherwise the correct capture result is returned, ie. plain ch(a) data, not being affected by ch(b) (since addition is disabled). Workaround: Ensure that ch(a) and/or ch(b) are >=0 (or disabled).
- 2) Overflow Bug SNDCAPxCNT Bit1=1, Bit0=1 (addition enabled)
 In this mode, Capture data isn't clipped to MinMax(-8000h,+7FFFh),
 instead, it is ANDed with FFFFh, so the sign bit is lost if the
 addition result ch(a)+ch(b) is less/greater than -8000h/+7FFFh.
 Workaround: Reduce ch(a)/ch(b) volume or data to avoid overflows.

These bugs occur only for capture (speaker output remains intact), and they occur only when capturing ch(a) (capturing mixer-output works flawless).

ch(a)+ch(b) Channel Addition

The ch(a)+ch(b) addition unit has 2 outputs, with slightly different results:

1) Addition Result for Capture(x) when using capture source=ch(a): Addition is performed always, no matter of SOUNDCNT.Bit12/13.

And, no matter of ch(a) enable, result is plain ch(b) if ch(a) is disabled.

Result is 16bit (plus fraction) with overflow error (see Capture Bugs).

2) Addition Result for Mixer (towards speakers, and capture source=mixer):

Ch(b) is muted if ch(a) is disabled.


Ch(b) is muted if ch(b) SOUNDCNT.Bit12/13 is set to "Ch(b) not to mixer".

Result is 17bit (plus fraction) without overflow error.

Addition mode can be used only if the <corresponding> capture unit is enabled, ie. if SNDCAPxCNT (Bit0 AND Bit7)=1. If so, addition affects both mixers (and so, may also affect the <other> capture unit if it reads from mixer).

DS Sound Block Diagrams

Left Mixer with Capture 0 (Right Mixer with Capture 1, respectively)



Channel 0 and 1, Capture 0 with input from Left Mixer (Channel 2 and 3, Capture 1 with input from Right Mixer, respectively)

Channel 4 (Channel 5..15, respectively)

The FIFO isn't used in PSG/Noise modes (supported on channel 8..15).

DS Sound Notes

Sound delayed Start/Restart (timing glitch)

A sound will be started/restarted when changing its start bit from 0 to 1, however, the sound won't start immediately: PSG/Noise starts after 1 sample, PCM starts after 3 samples, and ADPCM starts after 11 samples (3 dummy samples as for PCM, plus 8 dummy samples for the ADPCM header).

Sound Stop (timing note)

In one-shot mode, the Busy bit gets cleared automatically at the BEGIN of the last sample period, nethertheless (despite of the cleared Busy bit) the last sample is kept output until the END of the last sample period (or, if the Hold flag is set, then the last sample is kept output infinitely, that is, until Hold gets cleared, or until the sound gets restarted).

Hold Flag (appears useless/bugged)

The Hold flag allows to keep the last sample being output infinitely after the end of one-shot sounds. This feature is probably intended to allow to play two continous one-shot sound blocks (without producing any scratch noise upon small delays between both blocks, which would occur if the output level would drop to zero).

However, the feature doesn't work as intended. As described above, PCM8/PCM16 sound starts are delayed by 3 samples. With Hold flag set, old output level is acually kept intact during the 1st sample, but the output level drops to zero during 2nd-3rd sample, before starting the new sound in 4th sample.

7bit Volume and Panning Values

```
data.vol = data*N/128
pan.left = data*(128-N)/128
pan.right = data*N/128
master.vol = data*N/128/64
```

Register settings of 0..126,127 are interpreted as N=0..126,128.

Max Output Levels

When configured to max volume (and left-most or right-most panning), each channel can span the full 10bit output range (-200h..1FFh) on one speaker, as well as the full 16bit input range (-8000h..7FFFh) on one capture unit.

(It needs 2 channels to span the whole range on BOTH speakers/capture units.)

Together, all sixteen channels could thus reach levels up to -1E00h..21F0h (with default BIAS=200h) on one speaker, and -80000h..+7FFF0h on one capture unit. However, to avoid overflows, speaker outputs are clipped to MinMax(0,3FFh), and capture inputs to MinMax(-8000h..+7FFFh).

Channel/Mixer Bit-Widths

Step	Bits	Min	Max
O Incoming PCM16 Data	16.0	-8000h	+7FFFh
1 Volume Divider (div 116)	16.4	-8000h	+7FFFh
2 Volume Factor (mul N/128)	16.11	-8000h	+7FFFh
3 Panning (mul N/128)	16.18	-8000h	+7FFFh
4 Rounding Down (strip 10bit)	16.8	-8000h	+7FFFh
5 Mixer (add channel 015)	20.8	-80000h	+7FFF0h
6 Master Volume (mul N/128/64)	14.21	-2000h	+1FF0h
7 Strip fraction	14.0	-2000h	+1FF0h

8 Add Bias (0..3FFh, def=200h) 15.0 -2000h+0 +1FF0h+3FFh 9 Clip (min/max 0h..3FFh) 10.0 0 +3FFh

Table shows integer fractional bits, and min/max values (without fraction).

Capture Clipping/Rounding

Incoming ch(a) is NOT clipped, ch(a)+ch(b) may overflow (see Capture Bugs).

Incoming mixer data (20.8bits) is clipped to 16.8bits (MinMax -8000h..7FFFh).

For PCM8 capture format, the 16.8 bits are divided by 100h (=8.16 bits).

If the MSB of the fractional part is set, then data is rounded towards zero.

(Positive values are rounded down, negative values are rounded up.)

The fractional part is then discarded, and plain integer data is captured.

PSG Sound

The output volume equals to PCM16 values +7FFFh (HIGH) and -7FFFh (LOW).

PSG sound is always Infinite (the SOUNDxLEN Register, and the SOUNDxCNT Repeat Mode bits have no effect). The PSG hardware doesn't support sound length, sweep, or volume envelopes, however, these effects can be produced by software with little overload (or, more typically, with enormous overload, depending on the programming language used).

PSG Wave Duty (channel 8..13 in PSG mode)

Each duty cycle consists of eight HIGH or LOW samples, so the sound frequency is 1/8th of the selected sample rate. The duty cycle always starts at the begin of the LOW period when the sound gets (re-)started.

0	12.5%	"	-		_	- "
1	25.0%	"			-	"
2	37.5%	"				"
3	50.0%	"				"
4	62.5%	"				"
5	75.0%	"				"
6	87.5%	"				"
7	0.0%	"	_	_	_	п

The Wave Duty bits exist and are read/write-able on all channels (although they are actually used only in PSG mode on channels 8-13).

PSG Noise (channel 14..15 in PSG mode)

Noise randomly switches between HIGH and LOW samples, the output levels are calculated, at the selected sample rate, as such:

X=X SHR 1, IF carry THEN Out=LOW, X=X XOR 6000h ELSE Out=HIGH

The initial value when (re-)starting the sound is X=7FFFh. The formula is more or less same as "15bit polynomial counter" used on 8bit Gameboy and GBA.

PCM8 and PCM16

Signed samples in range -80h..+7Fh (PCM8), or -8000h..+7FFFh (PCM16).

The output volume of PCM8=NNh is equal to PCM16=NN00h.

IMA-ADPCM Format

IMA-ADPCM is a Adaptive Differential Pulse Code Modulation (ADPCM) variant, designed by International Multimedia Association (IMA), the format is used, among others, in IMA-ADPCM compressed Windows .WAV files.

The NDS data consist of a 32bit header, followed by 4bit values (so each byte contains two values, the first value in the lower 4bits, the second in upper 4 bits). The 32bit header contains initial values:

```
Bit0-15 Initial PCM16 Value (Pcm16bit = -7FFFh..+7FFF) (not -8000h)
  Bit16-22 Initial Table Index Value (Index = 0..88)
  Bit23-31 Not used (zero)
In theory, the 4bit values are decoded into PCM16 values, as such:
  Diff = ((Data4bit AND 7)*2+1)*AdpcmTable[Index]/8
                                                            :see rounding-error
  IF (Data4bit AND 8)=0 THEN Pcm16bit = Max(Pcm16bit+Diff,+7FFFh)
  IF (Data4bit AND 8)=8 THEN Pcm16bit = Min(Pcm16bit-Diff,-7FFFh)
  Index = MinMax (Index+IndexTable[Data4bit AND 7],0,88)
In practice, the first line works like so (with rounding-error):
  Diff = AdpcmTable[Index]/8
 IF (data4bit AND 1) THEN Diff = Diff + AdpcmTable[Index]/4
  IF (data4bit AND 2) THEN Diff = Diff + AdpcmTable[Index]/2
  IF (data4bit AND 4) THEN Diff = Diff + AdpcmTable[Index]/1
And, a note on the second/third lines (with clipping-error):
  Max(+7FFFh) leaves -8000h unclipped (can happen if initial PCM16 was -8000h)
  Min(-7FFFh) clips -8000h to -7FFFh (possibly unlike windows .WAV files?)
Whereas, Index Table [0..7] = -1, -1, -1, -1, 2, 4, 6, 8. And Adpcm Table [0..88] =
  0007h,0008h,0009h,000Ah,000Bh,000Ch,000Dh,000Eh,0010h,0011h,0013h,0015h
  0017h,0019h,001Ch,001Fh,0022h,0025h,0029h,002Dh,0032h,0037h,003Ch,0042h
  0049h,0050h,0058h,0061h,006Bh,0076h,0082h,008Fh,009Dh,00ADh,00BEh,00D1h
  00E6h,00FDh,0117h,0133h,0151h,0173h,0198h,01C1h,01EEh,0220h,0256h,0292h
  02D4h.031Ch.036Ch.03C3h.0424h.048Eh.0502h.0583h.0610h.06ABh.0756h.0812h
  08E0h, 09C3h, 0ABDh, 0BD0h, 0CFFh, 0E4Ch, 0FBAh, 114Ch, 1307h, 14EEh, 1706h, 1954h
  1BDCh, 1EA5h, 21B6h, 2515h, 28CAh, 2CDFh, 315Bh, 364Bh, 3BB9h, 41B2h, 4844h, 4F7Eh
  5771h,602Fh,69CEh,7462h,7FFFh
The closest way to reproduce the AdpcmTable with 32bit integer maths appears:
  X=000776d2h, FOR I=0 TO 88, Table[I]=X SHR 16, X=X+(X/10), NEXT I
  Table[3]=000Ah, Table[4]=000Bh, Table[88]=7FFFh, Table[89..127]=0000h
```

When using ADPCM and loops, set the loopstart position to the data part, rather than the header. At the loop end, the SAD value is reloaded to the loop start location, additionally index and pcm16 values are reloaded to the values that have originally appeared at that location. Do not change the ADPCM loop start position during playback.

Microphone Input

For Microphone (and Touchscreen) inputs, see DS Touch Screen Controller (TSC)

DS System and Built-in Peripherals

DS DMA Transfers

DS Timers

DS Interrupts

DS Maths

DS Inter Process Communication (IPC)

DS Keypad

DS Absent Link Port

DS Real-Time Clock (RTC)

DS Serial Peripheral Interface Bus (SPI)

DS Touch Screen Controller (TSC)

DS Power Management

DS Backwards-compatible GBA-Mode

DS Debug Registers (Emulator/Devkits)

DS DMA Transfers

The DS includes four DMA channels for each CPU (ie. eight channels in total), which are working more or less the same as on GBA:

GBA DMA Transfers

All NDS9 and NDS7 DMA Registers are R/W. The gamepak bit (Bit 27) has been removed (on the NDS9 the bit is used to expand the mode setting to 3bits).

NDS9 DMA

Word count of all channels is expanded to 21bits (max 1..1FFFFFh units, or 0=200000h units), and SAD/DAD registers for all channels support ranges of 0..0FFFFFFEh. The transfer modes (DMACNT Bit27-29) are:

- 0 Start Immediately
- 1 Start at V-Blank
- 2 Start at H-Blank (paused during V-Blank)
- 3 Synchronize to start of display
- 4 Main memory display
- 5 DS Cartridge Slot
- 6 GBA Cartridge Slot
- 7 Geometry Command FIF0

NDS7 DMA

Word Count, SAD, and DAD are R/W, aside from that they do have the same restrictions as on GBA (max 4000h or 10000h units, some addresses limited to 0..07FFFFFEh). DMACNT Bit27 is unused on NDS7. The transfer modes (DMACNT Bit28-29) are:

- 0 Start Immediately
- 1 Start at V-Blank
- 2 DS Cartridge Slot
- 3 DMAO/DMA2: Wireless interrupt, DMA1/DMA3: GBA Cartridge Slot

```
40000E0h - NDS9 only - DMA0FILL - DMA 0 Filldata (R/W)
40000E4h - NDS9 only - DMA1FILL - DMA 1 Filldata (R/W)
40000E8h - NDS9 only - DMA2FILL - DMA 2 Filldata (R/W)
40000ECh - NDS9 only - DMA3FILL - DMA 3 Filldata (R/W)
Bit0-31 Filldata
```

The DMA Filldata registers contain 16 bytes of general purpose WRAM, intended to be used as fixed source addresses for DMA memfill operations.

This is useful because DMA cannot read from TCM, and reading from Main RAM would require to recurse cache & write buffer.

The DMA Filldata is used with Src=Fixed and SAD=40000Exh (which isn't optimal because it's doing repeated reads from SAD, and, for that reason, a memfill via STMIA opcodes can be faster than DMA; the DSi's new NDMA channels are providing a faster fill method with Src=Fill and SAD=Unused).

NDS7 Sound DMA

The NDS additionally includes 16 Sound DMA channels, plus 2 Sound Capture DMA channels (see Sound chapter). The priority of these channels is unknown.

NDS9 Cache, Writebuffer, DTCM, and ITCM

Cache and tightly coupled memory are connected directly to the NDS9 CPU, without using the system bus. So that, DMA cannot access DTCM/ITCM, and access to cached memory regions must be handled with care: Drain the writebuffer before DMA-reads, and invalidate the cache after DMA-writes. See, <u>ARM CP15 System Control Coprocessor</u>

The CPU can be kept running during DMA, provided that it is accessing only TCM (or cached memory), otherwise the CPU is halted until DMA finishes. Respectively, interrupts executed during DMA will usually halt the CPU (unless the IRQ handler uses only TCM and cache; the IRQ vector at FFFF00xxh must be cached, or relocated to ITCM at 000000xxh, and the IRQ handler may not access IE, IF, or other I/O ports).

NDS Sequential Main Memory DMA

Main RAM has different access time for sequential and non-sequential access. Normally DMA uses sequential access (except for the first word), however, if the source and destination addresses are both in Main RAM, then all accesses become non-sequential. In that case it would be faster to use two DMA transfers, one from Main RAM to a scratch buffer in WRAM, and one from WRAM to Main RAM.

DS Timers

Same as GBA, except F = 33.513982 MHz (for both NDS9 and NDS7). GBA Timers

Both NDS9 and NDS7 have four Timers each, eight Timers in total.

The NDS sound controller is having its own frequency generators (unlike GBA, which needed to use Timers to drive channel A/B sounds).

DS Interrupts

```
4000208h - NDS9/NDS7 - IME - Interrupt Master Enable (R/W)
        Disable all interrupts (0=Disable All, 1=See IÉ register)
  1-31 Not used
4000210h - NDS9/NDS7 - IE - 32bit - Interrupt Enable (R/W)
4000214h - NDS9/NDS7 - IF - 32bit - Interrupt Request Flags (R/W)
Bits in the IE register are 0=Disable, 1=Enable.
Reading IF returns 0=No request, 1=Interrupt Request.
Writing IF acts as 0=No change, 1=Acknowledge (clears that bit).
        LCD V-Blank
  1
        LCD H-Blank
        LCD V-Counter Match
  3
        Timer 0 Overflow
        Timer 1 Overflow
  5
        Timer 2 Overflow
        Timer 3 Overflow
  7
        NDS7 only: SIO/RCNT/RTC (Real Time Clock)
        DMA 0
        DMA 1
  10
        DMA 2
  11
        DMA 3
  12
        Kevpad
        GBA-Slot (external IRQ source) / DSi: None such
  13
                                       / DSi9: NDS-Slot Card change?
  14
        Not used
  15
        Not used
                                        / DSi: dito for 2nd NDS-Slot?
  16
        IPC Sync
       IPC Send FIFO Empty
  17
       IPC Recv FIFO Not Empty
  18
        NDS-Slot Game Card Data Transfer Completion
  19
        NDS-Slot Game Card IREQ MC
  20
  21
       NDS9 only: Geometry Command FIF0
  22
        NDS7 only: Screens unfolding
        NDS7 only: SPI bus
  23
        NDS7 only: Wifi
  24
                         / DSi9: XpertTeak DSP
  25
        Not used
                           / DSi9: Camera
  26
        Not used
                           / DSi9: Undoc, IF.26 set on FFh-filling 40021Axh
```

```
27
        Not used
                           / DSi: Maybe IREQ MC for 2nd gamecard?
  28
        Not used
                           / DSi: NewDMA0
  29
        Not used
                           / DSi: NewDMA1
  30
       Not used
                           / DSi: NewDMA2
  31
        Not used
                           / DSi: NewDMA3
        DSi7: any further new IRQs on ARM7 side...?
Raw TCM-only IRQs can be processed even during DMA?
Trying to set all IE bits gives FFFFFFFh (DSi7) or FFFFFF7Fh (DSi9).
4000218h - DSi7 - IE2 - DSi7 Extra Interrupt Enable Bits
400021Ch - DSi7 - IF2 - DSi7 Extra Interrupt Flags
        DSi7: GPI018[0]
  1
        DSi7: GPI018[1]
                          ; maybe 1.8V signals?
        DSi7: GPI018[2]
        DSi7: Unused (0)
  4
       DSi7: GPI033[0] unknown (related to "GPI0330" testpoint on mainboard?)
  5
       DSi7: GPI033[1] Headphone connect (HP#SP) (static state)
       DSi7: GPI033[2] Powerbutton interrupt (short pulse upon key-down)
       DSi7: GPI033[3] sound enable output (ie. not a useful irq-input)
  7
       DSi7: SD/MMC Controller
                                 ;-Onboard eMMC and External SD Slot
       DSi7: SD Slot Data1 pin
                                 ;-For SDIO hardware in External SD Slot
       DSi7: SDIO Controller
  10
                                   ;\Atheros Wifi Unit
  11
        DSi7: SDIO Data1 pin
                                   ;/
       DSi7: AES interrupt
  12
       DSi7: I2C interrupt
  13
        DSi7: Microphone Extended interrupt
  14
  15-31 DSi7: Unused (0)
Trying to set all IE2 bits gives 00007FF7h (DSi7) or 00000000h (DSi9).
DTCM+3FFCh - NDS9 - IRQ Handler (hardcoded DTCM address)
380FFFCh - NDS7 - IRQ Handler (hardcoded RAM address)
  Bit 0-31 Pointer to IRQ Handler
NDS7 Handler must use ARM code, NDS9 Handler can be ARM/THUMB (Bit0=Thumb).
```

NDS/ Handler must use ARM code, NDS9 Handler can be ARM/1HUM

DTCM+3FF8h - NDS9 - IRQ Check Bits (hardcoded DTCM address) 380FFF8h - NDS7 - IRQ Check Bits (hardcoded RAM address)

Bit 0-31 IRQ Flags (same format as IE/IF registers)

When processing & acknowleding interrupts via IF register, the user interrupt handler should also set the corresponding bits of the IRQ Check value (required for BIOS IntrWait and VBlankIntrWait SWI functions).

380FFC0h - DSi7 only - Extra IRQ Check Bits for IE2/IF2 (hardcoded RAM addr)

Same as the above 380FFF8h value, but for new IE2/IF2 registers, intended for use with IntrWait and VBlankIntrWait functions. However, that functions are BUGGED on DSi and won't actually work in practice (they do support only the new 380FFC0h bits, but do accidently ignore the old 380FFF8h bits).

--- Below for other (non-IRQ) exceptions ---

```
27FFD9Ch - RAM - NDS9 Debug Stacktop / Debug Vector (0=None) 380FFDCh - RAM - NDS7 Debug Stacktop / Debug Vector (0=None)
```

These addresses contain a 32bit pointer to the Debug Handler, and, memory below of the addresses is used as Debug Stack. The debug handler is called on undefined instruction exceptions, on data/prefetch aborts (caused by the protection unit), on FIQ (possibly caused by hardware debuggers). It is also called by accidental software-jumps to the reset vector, and by unused SWI numbers within range 0..1Fh.

DS Maths

```
4000280h - NDS9 - DIVCNT - Division Control (R/W)
       Division Mode
                         (0-2=See below) (3=Reserved; same as Mode 1)
 2-13 Not used
       Division by zero (0=0kay, 1=Division by zero error; 64bit Denom=0)
 15
        Busv
                         (0=Ready, 1=Busy) (Execution time see below)
 16-31 Not used
Division Modes and Busy Execution Times
 Mode Numer / Denom = Result, Remainder ; Cycles
       32bit / 32bit = 32bit , 32bit
                                       ; 18 clks
       64bit / 32bit = 64bit , 32bit
                                          ; 34 clks
 1
       64bit / 64bit = 64bit , 64bit
                                        ; 34 clks
Division is started when writing to any of the DIVCNT/NUMER/DENOM registers.
```

```
4000290h - NDS9 - DIV_NUMER - 64bit Division Numerator (R/W) 4000298h - NDS9 - DIV_DENOM - 64bit Division Denominator (R/W)
```

Signed 64bit values (or signed 32bit values in 32bit modes, the upper 32bits are then unused, with one exception: the DIV0 flag in DIVCNT is set only if the full 64bit DIV DENOM value is zero, even in 32bit mode).

```
40002A0h - NDS9 - DIV_RESULT - 64bit Division Quotient (=Numer/Denom) (R) 40002A8h - NDS9 - DIVREM_RESULT - 64bit Remainder (=Numer MOD Denom) (R) Signed 64bit values (in 32bit modes, the values are sign-expanded to 64bit).
```

Division Overflows

Overflows occur on "DIV0" and "-MAX/-1" (eg. -80000000h/-1 in 32bit mode):

```
DIVO --> REMAIN=NUMER, RESULT=+/-1 (with sign opposite of NUMER)
-MAX/-1 --> RESULT=-MAX (instead +MAX)
```

On overflows in 32bit/32bit=32bit mode: the upper 32bit of the sign-expanded 32bit result are inverted. This feature produces a correct 64bit (+MAX) result in case of the incorrect 32bit (-MAX) result. The feature also applies on DIV0 errors (which makes the sign-expanded 64bit result even more messed-up than the normal 32bit result).

The DIVO flag in DIVCNT.14 indicates DENOM=0 errors (it does not indicate "-MAX/-1" errors). The DENOM=0 check relies on the full 64bit value (so, in 32bit mode, the flag works only if the unused upper 32bit of DENOM are zero).

40002B0h - NDS9 - SQRTCNT - Square Root Control (R/W)

- 0 Mode (0=32bit input, 1=64bit input)
- 1-14 Not used
- 15 Busy (0=Ready, 1=Busy) (Execution time is 13 clks, in either Mode)
- 16-31 Not used

Calculation is started when writing to any of the SQRTCNT/PARAM registers.

```
40002B4h - NDS9 - SQRT_RESULT - 32bit - Square Root Result (R)
40002B8h - NDS9 - SQRT_PARAM - 64bit - Square Root Parameter Input (R/W)
Unsigned 64bit parameter, and unsigned 32bit result.
```

IRQ Notes

Push all DIV/SQRT values (parameters and control registers) when using DIV/SQRT registers on interrupt level, and, after restoring them, be sure to wait until the busy flag goes off, before leaving the IRQ handler.

BIOS Notes

The NDS9 and NDS7 BIOSes additionally contain software based division and square root functions, which are NOT using above hardware registers (even the NDS9 functions are raw software).

Timing Notes

The Div/Sqrt timings are counted in 33.51MHz units. Although the calculations are quite fast, mind that reading/writing the result/parameter registers takes up additional clock cycles (especially due to the PENALTY cycle glitch for non-sequential accesses; parts of that problem can be eventually bypassed by using sequential STMIA/LDMIA opcodes) (nethertheless, in some cases, software may be actually faster than the hardware registers; eg. for small 8bit numbers; that of course NOT by using the BIOS software functions which are endless inefficient).

DS Inter Process Communication (IPC)

Allows to exchange status information between ARM7 and ARM9 CPUs.

The register can be accessed simultaneously by both CPUs (without violating access permissions, and without generating waitstates at either side).

4000180h - NDS9/NDS7 - IPCSYNC - IPC Synchronize Register (R/W)

```
Bit
     Dir Expl.
          Data input from IPCSYNC Bit8-11 of remote CPU (00h..0Fh)
0-3
4-7
           Not used
          Data output to IPCSYNC Bit0-3 of remote CPU
8-11 R/W
                                                         (00h..0Fh)
12
           Not used
13
           Send IRO to remote CPU
                                       (0=None, 1=Send IRO)
     R/W Enable IRO from remote CPU (0=Disable, 1=Enable)
14
15-31 -
           Not used
```

4000184h - NDS9/NDS7 - IPCFIFOCNT - IPC Fifo Control Register (R/W)

```
Bit
     Dir Expl.
           Send Fifo Empty Status
                                       (0=Not Empty, 1=Empty)
                                       (0=Not Full, 1=Full)
1
           Send Fifo Full Status
                                       (0=Disable, 1=Enable)
      R/W Send Fifo Empty IRQ
                                       (0=Nothing, 1=Flush Send Fifo)
3
           Send Fifo Clear
4-7
           Not used
           Receive Fifo Empty
                                       (0=Not Empty, 1=Empty)
           Receive Fifo Full
                                       (0=Not Full, 1=Full)
     R/W Receive Fifo Not Empty IRQ (0=Disable, 1=Enable)
10
11-13 -
           Not used
     R/W Error, Read Empty/Send Full (0=No Error, 1=Error/Acknowledge)
14
     R/W Enable Send/Receive Fifo
                                       (0=Disable, 1=Enable)
15
16-31 -
           Not used
```

4000188h - NDS9/NDS7 - IPCFIFOSEND - IPC Send Fifo (W)

Bit0-31 Send Fifo Data (max 16 words; 64bytes)

4100000h - NDS9/NDS7 - IPCFIFORECV - IPC Receive Fifo (R)

Bit0-31 Receive Fifo Data (max 16 words; 64bytes)

IPCFIFO Notes

When IPCFIFOCNT.15 is disabled: Writes to IPCFIFOSEND are ignored (no data is stored in the FIFO, the error bit doesn't get set though), and reads from IPCFIFORECV return the oldest FIFO word (as usually) (but without removing the word from the FIFO).

When the Receive FIFO is empty: Reading from IPCFIFORECV returns the most recently received word (if any), or ZERO (if there was no data, or if the FIFO was cleared via IPCFIFOCNT.3), and, in either case the error bit gets set.

The Fifo-IRQs are edge triggered, IF.17 gets set when the condition "(IPCFIFOCNT.2 AND IPCFIFOCNT.0)" changes from 0-to-1, and IF.18 gets set when " (IPCFIFOCNT.10 AND NOT IPCFIFOCNT.8)" changes from 0-to-1. The IRQ flags can be acknowledged even while that conditions are true.

DS Keypad

For the GBA-buttons: Same as GBA, both ARM7 and ARM9 have keyboard input registers, and each its own keypad IRQ control register. GBA Keypad Input

For Touchscreen (and Microphone) inputs, see

DS Touch Screen Controller (TSC)

4000136h - NDS7 - EXTKEYIN - Key X/Y Input (R)

```
0  Button X  (0=Pressed, 1=Released)
1  Button Y  (0=Pressed, 1=Released)
3  DEBUG button (0=Pressed, 1=Released/None such)
6  Pen down  (0=Pressed, 1=Released/Disabled) (always 0 in DSi mode)
7  Hinge/folded (0=Open, 1=Closed)
2,4,5  Unknown / set
8..15  Unknown / zero
```

The Hinge stuff is a magnetic sensor somewhere underneath of the Start/Select buttons (NDS) or between A/B/X/Y buttons (DSi), it will be triggered by the magnet field from the right speaker when the console is closed. The hinge generates an interrupt request (there seems to be no way to disable this, unlike as for all other IRQ sources), however, the interrupt execution can be disabled in IE register (as for other IRQ sources).

The Pen Down is the /PENIRQ signal from the Touch Screen Controller (TSC), if it is enabled in the TSC control register, then it will notify the program when the screen pressed, the program should then read data from the TSC (if there's no /PENIRQ then doing unneccassary TSC reads would just waste CPU power). However, the user may release the screen before the program performs the TSC read, so treat the screen as not pressed if you get invalid TSC values (even if /PENIRQ was LOW).

Not sure if the TSC /PENIRQ is actually triggering an IRQ in the NDS?

The Debug Button should be connected to R03 and GND (on original NDS, R03 is the large soldering point between the SL1 jumper and the VR1 potentiometer) (there is no R03 signal visible on the NDS-Lite board).

Interrupts are reportedly not supported for X,Y buttons.

DS Absent Link Port

The DS doesn't have a Serial Link Port Socket, however, internally, the NDS7 contains the complete set of Serial I/O Ports, as contained in the GBA:

GBA Communication Ports

In GBA mode, the ports are working as on real GBA (as when no cable is connected). In NDS mode, the ports are even containing some additional bits:

NDS7 SIO Bits (according to an early I/O map from Nintendo)

NDS7 4000128h SIOCNT Bit15 "CKUP" New Bit in NORMAL/MULTI/UART mode (R/W)

```
NDS7 4000128h SIOCNT Bit14 "N/A" Removed IRQ Bit in UART mode (?)
NDS7 400012Ah SIOCNT_H Bit14 "TFEMP" New Bit (R/W)
NDS7 400012Ah SIOCNT_H Bit15 "RFFUL" New Bit (always zero?)
NDS7 400012Ch SIOSEL Bit0 "SEL" New Bit (always zero?)
NDS7 4000140h JOYCNT Bit7 "MOD" New Bit (R/W)
```

The "CKUP" bit duplicates the internal clock transfer rate (selected in SIOCNT.1) (tested in normal mode) (probably works also in multi/uart mode?).

NDS7 DS-Lite 4001080h (W) (?)

DS-Lite Firmware writes FFFFh to this address (prior to accessing SIOCNT), so it's probably SIO or debugging related (might be as well a bug or so). Reading from the port always returns 0000h on both DS and DS-Lite.

NDS9 SIO Bits (according to an early I/O map from Nintendo)

```
NDS9 4000120h SIODATA32 Bit0-31 Data (always zero?)
NDS9 4000128h SIOCNT Bit2 "TRECV" New Bit (always zero?)
NDS9 4000128h SIOCNT Bit3 "TSEND" New Bit (always zero?)
NDS9 400012Ch SIOSEL Bit0 "SEL" New Bit (always zero?)
```

Not sure if these ports really exist in the release-version, or if it's been prototype stuff?

RCNT

RCNT (4000134h) should be set to 80xxh (general purpose mode) before accessing EXTKEYIN (4000136h) or RTC (4000138h). No idea why (except when using RTC/SI-interrupt).

DS Serial Port

The SI line is labeled "INT" on the NDS mainboard, it is connected to Pin 1 of the RTC chip (ie. the /INT interrupt pin).

I have no idea where to find SO, SC, and SD. I've written a test proggy that pulsed all four RCNT bits - but all I could find was the SI signal. However, the BIOS contains some code that uses SIO normal mode transfers (for the debug version), so at least SI, SO, SC should exist...?

MAYBE that three signals are somehow replaced by EXTKEYIN bit0,1,3?

DS Real-Time Clock (RTC)

NDS

Seiko Instruments Inc. S-35180 (compatible with S-35190A) Miniature 8pin RTC with 3-wire serial bus

DSi

Seiko S-35199A01 (12pin BGA, with some extra functions like FOUT and Alarm Date)

```
4000138h - NDS7 - Real Time Clock Register
```

```
Bit Expl.

0 Data I/O (0=Low, 1=High)

1 Clock Out (0=Low, 1=High)

2 Select Out (0=Low, 1=High/Select)

4 Data Direction (0=Read, 1=Write)

5 Clock Direction (should be 1=Write)

6 Select Direction (should be 1=Write)

3,8-11 Unused I/O Lines

7,12-15 Direction for Bit3,8-11 (usually 0)

16-31 Not used
```

Serial Transfer Flowchart

Chipselect and Command/Parameter Sequence:
 Init CS=LOW and /SCK=HIGH, and wait at least lus
 Switch CS=HIGH, and wait at least lus
 Send the Command byte (see bit-transfer below)
 Send/receive Parameter byte(s) associated with the command (see below)
 Switch CS to LOW

Bit transfer (repeat 8 times per cmd/param byte) (bits transferred LSB first):

Output /SCK=LOW and SIO=databit (when writing), then wait at least 5us

Output /SCK=HIGH, wait at least 5us, then read SIO=databit (when reading)

In either direction, data is output on (or immediately after) falling edge.

Ideally, <both> commands and parameters should be transmitted LSB-first (unlike the original Seiko document, which recommends LSB-first for data, and MSB-first for commands) (actually, later Seiko datasheets are going so far to recommend MSB-first for everything, eg. to use bit-reversed Data=C8h for Year=13h).

Command Register

```
Command Register
  Fwd Rev
  0
      7
          Fixed Code (must be 0)
      6 Fixed Code (must be 1)
       5 Fixed Code (must be 1)
       4 Fixed Code (must be 0. or. DSi only: 1=Extended Command)
  4-6 3-1 Command
          Fwd Rev Parameter bytes (read/write access)
              0 1 byte, status register 1
                  1 byte, status register 2
              2 7 bytes, date & time (year, month, day, day of week, hh, mm, ss)
                  3 bytes, time (hh,mm,ss)
          1* 4* 1 byte, intl, frequency duty setting
          1* 4* 3 bytes, intl, alarm time 1 (day of week, hour, minute)
```

```
5 3 bytes, int2, alarm time 2 (day of week, hour, minute)
   6 1 byte, clock adjustment register
7 7 1 byte, free register
Extended command (when above "fourth bit" was set, DSi only)
Fwd Rev Parameter bytes (read/write access)
   0 3 byte, up counter (msw,mid,lsw) (read only)
       1 byte, FOUT register setting 1
   2 1 byte, FOUT register setting 2
   3 reserved
       3 bvtes, alarm date 1 (year,month,day)
       3 bytes, alarm date 2 (year, month, day)
      reserved
       reserved
Parameter Read/Write Access (0=Write, 1=Read)
```

The "Fwd" bit numbers and command values for LSB-first command transfers (ie. both commands and parameters use the same bit-order).

The "Rev" numbers/values are for MSB-first command transfers (ie. commands using opposite bit-order than parameters, as being suggested by Seiko).

Control and Status Registers

```
Status Register 1
 0 W Reset
                              (0=Normal, 1=Reset)
     R/W 12/24 hour mode
                              (0=12 hour, 1=24 hour)
 2-3 R/W General purpose bits
     R Interrupt 1 Flag (1=Yes)
                                                       :auto-cleared on read
     R Interrupt 2 Flag (1=Yes)
                                                       ;auto-cleared on read
     R Power Low Flag (0=Normal, 1=Power is/was low) ;auto-cleared on read
     R Power Off Flag (0=Normal, 1=Power was off) ;auto-cleared on read
 Power off indicates that the battery was removed or fully discharged,
 all registers are reset to 00h (or 01h), and must be re-initialized.
Status Register 2
  0-3 R/W INT1 Mode/Enable
         0000b Disable
         0x01b Selected Frequency steady interrupt
         0x10b Per-minute edge interrupt
         0011b Per-minute steady interrupt 1 (duty 30.0 seconds)
         0100b Alarm 1 interrupt
         0111b Per-minute steady interrupt 2 (duty 0.0079 seconds)
         1xxxb 32kHz output
 4-5 R/W General purpose bits
 6 R/W INT2 Enable
         0b
               Disable
               Alarm 2 interrupt
     R/W Test Mode (0=Normal, 1=Test, don't use) (cleared on Reset)
Clock Adjustment Register (to compensate oscillator inaccuracy)
```

^{*} INT1: Type and number of parameters depend on INT1 setting in stat reg2.

```
0-7 R/W Adjustment (00h=Normal, no adjustment)
 Free Register
   0-7 R/W General purpose bits
Date Registers
 Year Register
   0-7 R/W Year
                    (BCD \ 00h..99h = 2000..2099)
 Month Register
                    (BCD 01h..12h = January..December)
   0-4 R/W Month
   5-7 - Not used (always zero)
 Day Register
   0-5 R/W Dav
                    (BCD 01h..28h.29h.30h.31h. range depending on month/year)
   6-7 - Not used (always zero)
 Day of Week Register (septenary counter)
   0-2 R/W Day of Week (00h..06h, custom assignment, usually 0=Monday?)
   3-7 - Not used (always zero)
Time Registers
 Hour Register
   0-5 R/W Hour
                    (BCD 00h..23h in 24h mode, or 00h..11h in 12h mode)
                    (0=AM before noon, 1=PM after noon)
   6 * AM/PM
           * 24h mode: AM/PM flag is read only (PM=1 if hour = 12h..23h)
           * 12h mode: AM/PM flag is read/write-able
           * 12h mode: Observe that 12 o'clock is defined as 00h (not 12h)
           Not used (always zero)
 Minute Register
   0-6 R/W Minute
                    (BCD 00h..59h)
   7 - Not used (always zero)
 Second Register
   0-6 R/W Minute (BCD 00h..59h)
   7 - Not used (always zero)
Alarm 1 and Alarm 2 Registers
 Alarm1 and Alarm2 Day of Week Registers (INT1 and INT2 each)
   0-2 R/W Day of Week (00h..06h)
   3-6 - Not used (always zero)
   7 R/W Compare Enable (0=Alarm every day, 1=Alarm only at specified day)
 Alarm1 and Alarm2 Hour Registers (INT1 and INT2 each)
   0-5 R/W Hour
                   (BCD 00h..23h in 24h mode, or 00h..11h in 12h mode)
       R/W AM/PM
                    (0=AM, 1=PM) (must be correct even in 24h mode?)
       R/W Compare Enable (0=Alarm every hour, 1=Alarm only at specified hour)
 Alarm1 and Alarm2 Minute Registers (INT1 and INT2 each)
   0-6 R/W Minute
                  (BCD 00h..59h)
   7 R/W Compare Enable (0=Alarm every min, 1=Alarm only at specified min)
```

```
Selected Frequency Steady Interrupt Register (INT1 only) (when Stat2/Bit2=0)

0 R/W Enable 1Hz Frequency (0=Disable, 1=Enable)

1 R/W Enable 2Hz Frequency (0=Disable, 1=Enable)

2 R/W Enable 4Hz Frequency (0=Disable, 1=Enable)

3 R/W Enable 8Hz Frequency (0=Disable, 1=Enable)

4 R/W Enable 16Hz Frequency (0=Disable, 1=Enable)

The signals are ANDed when two or more frequencies are enabled, ie. the /INT signal gets LOW when either of the signals is LOW.

5-7 R/W General purpose bits
```

Note: There is only one register shared as "Selected Frequency Steady Interrupt" (accessed as single byte parameter when Stat2/Bit2=0) and as "Alarm1 Minute" (accessed as 3rd byte of 3-byte parameter when Stat2/Bit2=1), changing either value will also change the other value.

Up Counter (DSi only)

```
Up Counter Msw
0-7 R Up Counter bit16-23 (non-BCD, 00h..FFh)
Up Counter Mid
0-7 R Up Counter bit8-15 (non-BCD, 00h..FFh)
Up Counter Lsw
0-7 R Up Counter bit0-7 (non-BCD, 00h..FFh)
```

The 24bit Up Counter is incremented when seconds=00h (that is, once per minute; unless the Time is getting getting changed by write commands, which may cause some stuttering). The Up Counter starts at 000000h upon power-up, and, if the battery lasts that long: wraps from FFFFFFh to 000000h after about 30 years.

Alarm 1 and Alarm 2 Date Registers (DSi only)

```
Alarm 1 and Alarm 2 Year Register
0-7 R/W Year (BCD 00h..99h = 2000..2099)

Alarm 1 and Alarm 2 Month Register
0-4 R/W Month (BCD 01h..12h = January..December)
5 - Not used (always zero)
6 R/W Year Compare Enable (0=Ignore, 1=Enable)
7 R/W Month Compare Enable (0=Ignore, 1=Enable)

Alarm 1 and Alarm 2 Day Register
0-5 R/W Day (BCD 01h..28h,29h,30h,31h, range depending on month/year)
6 - Not used (always zero)
7 R/W Day Compare Enable (0=Ignore, 1=Enable)

XXX unspecified if above Alarm Date stuff is really R/W (or write only)
```

FOUT Register (DSi only)

```
FOUT Register Setting 1
  0-7 R/W Enable bits (bit0=256Hz, bit1=512Hz, ..., bit7=32768Hz)
FOUT Register Setting 2
  0-7 R/W Enable bits (bit0=1Hz, bit1=2Hz, ..., bit7=128Hz)
```

The above sixteen FOUT signals are ANDed when two or more frequencies are enabled, ie. the FOUT signal gets LOW when either of the signals is LOW.

Note: The FOUT pin goes to the DSi's wifi daughterboard (FOUT is configured by firmware (needed if it was changed, or when the battery was removed), FOUT is required for exchanging Atheros WMI commands/events).

Interrupt

There's only one /INT signal, shared for both INT1 and INT2.

In the NDS, it is connected to the SI-input of the SIO unit (and so, also shared with SIO interrupts). To enable the interrupt, RCNT should be set to 8144h (Bit14-15=General Purpose mode, Bit8=SI Interrupt Enable, Bit6,2=SI Output/High).

The Output/High settings seems to be used as pullup (giving faster reactions on low-to-high transitions) (nethertheless, in most cases it seems to be also working okay as Input, ie. with RCNT=8100h).

The RCNT interrupt is generated on high-to-low transitions on the SI line (but only if the IRQ is enabled in RCNT.8, and only if RCNT is set to general purpose mode) (note: changing RCNT.8 from off-to-on does NOT generate IRQs, even when SI is LOW).

Pin-Outs

1	/INT	8	VDD
2	X0UT	7	SI0
3	XIN	6	/SCK
4	GND	5	CS

DS Serial Peripheral Interface Bus (SPI)

Serial Peripheral Interface Bus

SPI Bus is a 4-wire (Data In, Data Out, Clock, and Chipselect) serial bus.

The NDS supports the following SPI devices (each with its own chipselect).

DS Firmware Serial Flash Memory

DS Touch Screen Controller (TSC)

DS Power Management

40001C0h - NDS7 - SPICNT - SPI Bus Control/Status Register

```
Baudrate (0=4MHz/Firmware, 1=2MHz/Touchscr, 2=1MHz/Powerman., 3=512KHz)
0-1
2-6 Not used
                          (Zero)
                          (0=Ready, 1=Busy) (presumably Read-only)
     Busy Flag
8-9 Device Select
                          (0=Powerman., 1=Firmware, 2=Touchscr, 3=Reserved)
                          (0=8bit/Normal, 1=16bit/Bugged)
10
     Transfer Size
                          (0=Deselect after transfer, 1=Keep selected)
11
     Chipselect Hold
12-13 Not used
                          (Zero)
```

- 14 Interrupt Request (0=Disable, 1=Enable)
- 15 SPI Bus Enable (0=Disable, 1=Enable)

The "Hold" flag should be cleared BEFORE transferring the LAST data unit, the chipselect will be then automatically cleared after the transfer, the program should issue a WaitByLoop(3) manually AFTER the LAST transfer.

40001C2h - NDS7 - SPIDATA - SPI Bus Data/Strobe Register (R/W)

The SPI transfer is started on writing to this register, so one must <write> a dummy value (should be zero) even when intending to <read> from SPI bus.

- 0-7 Data
- 8-15 Not used (always zero, even in bugged-16bit mode)

During transfer, the Busy flag in SPICNT is set, and the written SPIDATA value is transferred to the device (via output line), simultaneously data is received (via input line). Upon transfer completion, the Busy flag goes off (with optional IRQ), and the received value can be then read from SPIDATA, if desired.

Notes/Glitches

SPICNT Bits 12,13 appear to be unused (always zero), although the BIOS (attempts to) set Bit13=1, and Bit12=Bit11 when accessing the firmware. The SPIDATA register is restricted to 8bit, so that only each 2nd byte will appear in SPIDATA when attempting to use the bugged-16bit mode.

Cartridge Backup Auxiliar SPI Bus

The NDS Cartridge Slot uses a separate SPI bus (with other I/O Ports), see DS Cartridge Backup

DS Touch Screen Controller (TSC)

Texas Instruments TSC2046 (NDS)

Asahi Kasei Microsystems AK4148AVT (NDS-Lite)

The Touch Screen Controller (for lower LCD screen) is accessed via SPI bus, DS Serial Peripheral Interface Bus (SPI)

Control Byte (transferred MSB first)

- 0-1 Power Down Mode Select
- 2 Reference Select (0=Differential, 1=Single-Ended)
- 3 Conversion Mode (0=12bit, max CLK=2MHz, 1=8bit, max CLK=3MHz)
- 4-6 Channel Select (0-7, see below)
- 7 Start Bit (Must be set to access Control Byte)

Channel

- O Temperature O (requires calibration, step 2.1mV per 1'C accuracy)
- 1 Touchscreen Y-Position (somewhat OBOh..F2Oh, or FFFh=released)
- 2 Battery Voltage (not used, connected to GND in NDS, always 000h)

- 3 Touchscreen Z1-Position (diagonal position for pressure measurement)
- 4 Touchscreen Z2-Position (diagonal position for pressure measurement)
- 5 Touchscreen X-Position (somewhat 100h. ED0h, or 000h=released)
- 6 AUX Input (connected to Microphone in the NDS)
- 7 Temperature 1 (difference to Temp 0, without calibration, 2'C accuracy)

All channels can be accessed in Single-Ended mode.

In differential mode, only channel 1,3,4,5 (X,Z1,Z2,Y) can be accessed.

On AK4148AVT, channel 6 (AUX) is split into two separate channels, IN1 and IN2, separated by Bit2 (Reference Select). IN1 is selected when Bit2=1, IN2 is selected when Bit2=0 (despite of the Bit2 settings, both IN1 and IN2 are using single ended more). On the NDS-Lite, IN1 connects to the mircrophone (as on original NDS), and the new IN2 input is simply wired to VDD3.3 (which is equal to the external VREF voltage, so IN2 is always FFFh).

Power Down Mode

Mode	/PENIRQ	VREF	ADC	Recommended use
0	Enabled	Auto	Auto	Differential Mode (Touchscreen, Penirg)
1	Disabled	0ff	0n	Single-Ended Mode (Temperature, Microphone)
2	Enabled	0n	0ff	Don't use
3	Disabled	0n	0n	Don't use

Allows to enable/disable the /PENIRQ output, the internal reference voltage (VREF), and the Analogue-Digital Converter.

For AK4148AVT, Power Down modes are slightly different (among others, /PENIRQ is enabled in Mode 0..2).

Reference Voltage (VREF)

VREF is used as reference voltage in single ended mode, at 12bit resolution one ADC step equals to VREF/4096. The TSC generates an internal VREF of 2.5V (+/-0.05V), however, the NDS uses as external VREF of 3.33V (sinks to 3.31V at low battery charge), the external VREF is always enabled, no matter if internal VREF is on or off. Power Down Mode 1 disables the internal VREF, which may reduce power consumption in single ended mode. After conversion, Power Down Mode 0 should be restored to re-enable the Penirg signal.

Sending the first Command after Chip-Select

Switch chipselect low, then output the command byte (MSB first).

Reply Data

The following reply data is received (via Input line) after the Command byte has been transferred: One dummy bit (zero), followed by the 8bit or 12bit conversion result (MSB first), followed by endless padding (zero).

Note: The returned ADC value may become unreliable if there are longer delays between sending the command, and receiving the reply byte(s).

Sending further Commands during/after receiving Reply Data

In general, the Output line should be LOW during the reply period, however, once when Data bit6 has been received (or anytime later), a new Command can be invoked (started by sending the HIGH-startbit, ie. Command bit7), simultanously, the remaining reply-data bits (bit5..0) can be received. In other words, the new command can be output after receiving 3 bits in 8bit mode (the dummy bit, and data bits 7..6), or after receiving 7 bits in 12bit mode (the dummy bit, and data bits 11..6).

In practice, the NDS SPI register always transfers 8 bits at once, so that one would usually receive 8 bits (rather than above 3 or 7 bits), before outputting a new command.

Touchscreen Position

Read the X and Y positions in 12bit differential mode, then convert the touchscreen values (adc) to screen/pixel positions (scr), as such:

```
scr.x = (adc.x-adc.x1) * (scr.x2-scr.x1) / (adc.x2-adc.x1) + (scr.x1-1)

scr.y = (adc.y-adc.y1) * (scr.y2-scr.y1) / (adc.y2-adc.y1) + (scr.y1-1)
```

The X1,Y1 and X2,Y2 calibration points are found in Firmware User Settings,

DS Firmware User Settings

scr.x1,y1,x2,y2 are originated at 1,1 (converted to 0,0 by above formula).

Touchscreen Pressure (not supported on DSi)

To calculate the pressure resistance, in respect to X/Y/Z positions and X/Y plate resistances, either of below formulas can be used,

```
Rtouch = (Rx_plate*Xpos*(Z2pos/Z1pos-1))/4096
```

Rtouch = (Rx_plate*Xpos*(4096/Zlpos-1)-Ry_plate*(1-Ypos))/4096

The second formula requires less CPU load (as it doesn't require to measure Z2), the downside is that one must know both X and Y plate resistance (or at least their ratio). The first formula doesn't require that ratio, and so Rx_plate can be set to any value, setting it to 4096 results in

```
touchval = Xpos*(Z2pos/Z1pos-1)
```

Of course, in that case, touchval is just a number, not a resistance in Ohms.

Touchscreen Notes

It may be impossible to press locations close to the screen borders.

When pressing two or more locations the TSC values will be somewhere in the middle of these locations.

The TSC values may be garbage if the screen becomes newly pressed or released, to avoid invalid inputs: read TSC values at least two times, and ignore BOTH positions if ONE position was invalid.

Microphone / AUX Channel

Observe that the microphone amplifier is switched off after power up, see:

DS Power Management

Temperature Calculation (not supported on DSi)

TP0 decreases by circa 2.1mV per degree Kelvin. The voltage difference between TP1 minus TP0 increases by circa 0.39mV (1/2573 V) per degree Kelvin. At VREF=3.33V, one 12bit ADC step equals to circa 0.8mV (VREF/4096).

Temperature can be calculated at best resolution when using the current TP0 value, and two calibration values (an ADC value, and the corresponding temperature in degrees kelvin):

```
K' = (CAL.TP0-ADC.TP0) * 0.4 + CAL.KELVIN
```

Alternately, temperature can be calculated at rather bad resolution, but without calibration, by using the difference between TP1 and TP0:

```
K = (ADC.TP1-ADC.TP0) * 8568 / 4096
```

To convert Kelvin to other formats,

Celsius: C = (K-273.15)

Fahrenheit: F = (K-273.15)*9/5+32Reaumur: R = (K-273.15)*4/5

Rankine: X = (K)*9/5

The Temperature Range for the TSC 2046 chip is -40'C..+85'C (for AK4181AVT only -20'C..+70'C). According to Nintendo, the DS should not be exposed to "extreme" heat or cold, the optimal battery charging temperature is specified as +10'C..+40'C.

The original firmware does not support temperature calibration, calibration is supported by nocash firmware (if present). See Extended Settings, <u>DS Firmware Extended Settings</u>

Pin-Outs

VCC	1 0		16	DCLK
X+	2		15	/CS
Y+	3	TSC	14	DIN
X -	4	2046	13	BUSY
Υ-	5		12	DOUT
GND	6		11	/PENIRQ
VBAT	7		10	IOVDD
AUX	8		 9	VREF

For AK4181AVT, same pins as above, except that IOVDD replaced by the new IN2 input, the pin is wired to VDD3.3 (so IN2 is always equal to VREF, which is wired to VDD3.3, too) (and AUX is renamed to IN1, and is kept used for MIC input).

DSi Touchscreen Controller (in NDS mode)

DSi in NDS mode does support only X, Y, and MIC (all other channels do return FFFh in 12bit mode, and FFh in 8bit mode, ie. no pressure, no temperature, and no GNDed battery sensor). On DSi, MIC does return data in both single-ended and differential mode (unlike as on real NDS).

DSi Touchscreen Controller (in DSi mode)

The DSi touchscreen controller supports a NDS backwards compatibility mode. But, in DSi mode, it is working entirely different (it's still accessed via SPI bus, but with some new MODE/INDEX values).

DSi Touchscreen/Sound Controller

The NDS Touchscreen controller did additionally allow to read Temperature and Touchscreen Pressure - unknown if the DSi is also supporting such stuff (via whatever DSi-specific registers).

The touchscreen hardware can be switched to NDS compatibility mode (for older games), but unknown how to do that.

DS Power Management

The DS contains several Power Managment functions, some accessed via I/O ports, some accessed via SPI bus (described later on below).

4000304h - NDS9 - POWCNT1 - Graphics Power Control Register (R/W)

```
Enable Flag for both LCDs (0=Disable) (Prohibited, see notes)

Description:

Descripti
```

Use SwapBuffers command once after enabling Rendering/Geometry Engine.

Improper use of Bit0 may damage the hardware?

When disabled, corresponding Ports become Read-only, corresponding (palette-) memory becomes read-only-zero-filled.

4000304h - NDS7 - POWCNT2 - Sound/Wifi Power Control Register (R/W)

```
Bit Expl.

0 Sound Speakers (\theta=Disable, 1=Enable) (Initial setting = 1)

1 Wifi (\theta=Disable, 1=Enable) (Initial setting = \theta)

2-31 Not used
```

Note: Bit0 disables the internal Speaker only, headphones are not disabled.

Bit1 disables Port 4000206h, and Ports 4800000h-480FFFFh.

4000206h - NDS7 - WIFIWAITCNT - Wifi Waitstate Control

```
Bit Expl.

0-2 Wifi WSO Control (0-7) (Ports 4800000h-4807FFFh)

3-5 Wifi WS1 Control (0-7) (Ports 4808000h-480FFFFh)

4-15 Not used (zero)
```

This register is initialized by firmware on power-up, don't change.

Note: WIFIWAITCNT can be accessed only when enabled in POWCNT2.

4000301h - NDS7 - HALTCNT - Low Power Mode Control (R/W)

In Halt mode, the CPU is paused as long as (IE AND IF)=0.

In Sleep mode, most of the hardware including sound and video are paused, this very-low-power mode could be used much like a screensaver.

- Bit Expl.
- 0-5 Not used (zero)
- 6-7 Power Down Mode (0=No function, 1=Enter GBA Mode, 2=Halt, 3=Sleep)

The HALTCNT register should not be accessed directly. Instead, the BIOS Halt, Sleep, CustomHalt, IntrWait, or VBlankIntrWait SWI functions should be used. BIOS Halt Functions

ARM CP15 System Control Coprocessor

The NDS9 does not have a HALTCNT register, instead, the Halt function uses the co-processor opcode "mcr p15,0,r0,c7,c0,4" - this opcode locks up if interrupts are disabled via IME=0 (unlike NDS7 HALTCNT method which doesn't check IME).

4000300h - NDS7/NDS9 - POSTFLG - BYTE - Post Boot Flag (R/W)

The NDS7 and NDS9 post boot flags are usually set upon BIOS/Firmware boot completion, once when set the reset vector is redirected to the debug handler of Nintendo's hardware debugger. That allows the NDS7 debugger to capture accidental jumps to address 0, that appears to be a common problem with HLL-programmers, asm-coders know that (and why) they should not jump to 0.

Bit Expl.

0 Post Boot Flag (0=Boot in progress, 1=Boot completed)

1 NDS7: Not used (always zero), NDS9: Bit1 is read-writeable

2-7 Not used (always zero)

There are some write-restrictions: The NDS7 register can be written to only from code executed in BIOS (done by NDS boot ROM, or by DSi firmware, whereas the DSi firmware is using the CpuSet SWI function to issue the POSTFLG write from within ROM). Bit0 of both NDS7 and NDS9 registers cannot be cleared (except by Reset) once when it is set. DSi games seem to run regardless of POSTFLG, whilst NDS games somewhat refuse to run when POSTFLG=0.

Power Management Device - Mitsumi 3152A (NDS) / Mitsumi 3205B (NDS-LITE)

The Power Management Device is accessed via SPI bus,

DS Serial Peripheral Interface Bus (SPI)

To access the device, write the Index Register, then read or write the data register, and release the chipselect line when finished.

```
Index Register
                                (0...3) (0...4 for DS-Lite) (0...7Fh for DSi)
Bit0-6 Register Select
Bit7 Register Direction
                               (0=Write, 1=Read)
Register 0 - Powermanagement Control (R/W)
                              (0=Disable, 1=Enable)
       Sound Amplifier Enable
       (Old-DS: Disabled: Sound is very silent, but still audible)
       (DS-Lite: Disabled: Sound is NOT audible)
       (DSi in NDS Mode: R/W, but effect is unknown yet)
       (DSi in DSi Mode: Not used, Bit0 is always 1)
                               (0=Normal, 1=Mute) (Old-DS Only, not DS-Lite)
Bit1
       Sound Amplifier Mute
       (Old-DS: Muted: Sound is NOT audible, that works only if Bit0=1)
       (DS-Lite: Not used, Bit1 is always zero)
       (DSi in NDS Mode: R/W, but effect is unknown yet)
       (DSi in DSi Mode: R/W, but effect is unknown yet)
      Lower Backlight
                               (0=Disable, 1=Enable)
Bit2
      Upper Backlight
                               (0=Disable, 1=Enable)
Bit3
Bit4
       Power LED Blink Enable (0=Always ON, 1=Blinking OFF/ON)
       Power LED Blink Speed
                               (0=Slow, 1=Fast) (only if Blink enabled)
Bit5
       (DSi: Power LED Blinking isn't supported, neither in NDS nor DSi mode)
Bit6
      DS System Power
                                (0=Normal, 1=Shut Down)
      Not used
                                (always 0)
Bit7
Register 1 - Battery Status (R)
```

```
Battery Power LED Status (0=Power Good/Green, 1=Power Low/Red)
  Bit0
         (DSi: Usually 0, not tested if it changes upon Power=Low)
  Bit1-7 Not used
  Register 2 - Microphone Amplifier Control (R/W)
        Amplifier
                                   (0=Disable, 1=Enable)
  Bit1-7 Not used
                                   (always 0)
  (DSi in NDS Mode: looks same as NDS, ie. only bit0 is R/W)
  (DSi in DSi Mode: Not used, always FFh)
  Register 3 - Microphone Amplifier Gain Control (R/W)
  Bit0-1 Gain
                                   (0..3=Gain 20, 40, 80, 160)
  Bit2-7 Not used
                                   (always 0)
  (DSi in NDS Mode: looks same as NDS, ie, only bit0-1 are R/W)
  (DSi in DSi Mode: Not used, always FFh)
  Register 4 - DS-Lite and DSi Only - Backlight Levels/Power Source (R/W)
  Bit0-1 Backlight Brightness (0..3=Low, Med, High, Max)
                                                          (R/W)
         (when bit2+3 are both set, then reading bit0-1 always returns 3)
         Force Max Brightness when Bit3=1 (0=No, 1=Yes) (R/W)
  Bit2
         External Power Present
                                            (0=No, 1=Yes) (Read-Only)
  Bit3
  Bit4-7 Unknown (Always 4) (Read-Only)
  (DSi in NDS Mode: looks same as in DSi mode)
  (DSi in DSi Mode: Bit0-1 are R/W, but ignored, bit2-3 are always 0)
  Register 10h - DSi Only - Backlight Mirrors & Reset (R/W)
        Reset (0=No, 1=Reboot DSi) (same/similar as BPTWL reset feature?)
         Unknown (R/W) (note: whatever it is, it isn't warmboot flag)
  Bit1
  Bit2-3 Mirror of Register 0, bit2-3 (backlight enable bits) (R/W)
  Bit4-7 Not used (always 0)
  (This register works in NDS mode and DSi mode, though it's mainly intended
  for NDS mode, eg. DS Download Play uses the Reset bit to return to DSi menu)
  (note: writing bit2 seems to affect BOTH bit1 and bit2 in register 0)
On Old-DS, registers 4..7Fh are mirrors of 0..3. On DS-Lite, registers 5,6,7 are mirrors of 4, register 8..7Fh are mirrors of 0-7.
On DSi (in DS mode), index 0,1,2,3,4,10h are used (reads as 0Fh,00h,00h,01h,41h,0Fh - regardless of backlight level, and power source), index 5..0Fh and
11h..7Fh return 00h (ie. unlike DS and DS-Lite, there are no mirrors; aside from the mirrored bits in register 10h).
```

Backlight Dimming / Backlight caused Shut-Down(s)

The above bits are essentially used to switch Backlights on or off. However, there a number of strange effects. Backlight dimming is possible by pulse width modulation, ie. by using a timer interrupt to issue pulse widths of N% ON, and 100-N% OFF. Too long pulses are certainly resulting in flickering. Too short pulses are ignored, the backlights will remain OFF, even if the ON and OFF pulses are having the same length. Much too short pulses cause the power supply to shut-down; after changing the backlight state, further changes must not occur within the next (circa) 2500 clock cycles. The mainboard can be operated without screens & backlights connected, however, if so, the power supply will shut-down as soon as backlights are enabled.

Pulse width modulated dimming does also work on the DS-Lite, allowing to use smoother fade in/out effects as when using the five "hardware" levels (Off,Low,Med,High,Max).

Memory Power Down Functions

DS Main Memory Control

DS Firmware Serial Flash Memory

DS Main Memory Control

Main Memory

The DS Main Memory is 2Mx16bit (4MByte), 1.8V Pseudo SRAM (PSRAM); all Dynamic RAM refresh is handled internally, the chip doesn't require any external refresh signals, and alltogether behaves like Static RAM. Non-sequential access time is 70ns, sequential (burst) access time is 12ns.

Main Memory Control

The memory chips contain built-in Control functions, which can be accessed via Port 27FFFEh and/or by EXMEMCNT Bit 14. Nintendo is using at least two different types of memory chips in DS consoles, Fujitsu 82DBS02163C-70L, and ST M69AB048BL70ZA8, both appear to have different control mechanisms, other chips (with 8MB size) are used in the semi-professional DS hardware debuggers, and further chips may be used in future, so using the memory control functions may lead into compatibitly problems.

Power Consumption / Power Control

Power Consumption during operation (read/write access) is somewhat 30mA, in standby mode (no read/write access) consumption is reduced to 100uA. Furthermore, a number of power-down modes are supported: In "Deep" Power Down mode the refresh is fully disabled, consumption is 10uA (and all data will be lost), in "Partial" Power Down modes only fragment of memory is refreshed, for smallest fragments, consumption goes to down to circa 50uA. The chip cannot be accessed while it is in Deep or Partial Power Down mode.

Fujitsu 82DBS02163C-70L

```
The Configuration Register (CR) can be written to by the following sequence:
```

```
LDRH R0,[27FFFEh] ; read one value

STRH R0,[27FFFEh] ; write should be same value as above

STRH R0,[27FFFEh] ; write should be same value as above

STRH R0,[27FFFEh] ; write any value

STRH R0,[27FFFEh] ; write any value

LDRH R0,[2400000h+CR*2] ; read, address-bits are defining new CR value
```

Do not access any other Main Memory addresses during above sequence (ie. disable interrupts, and do not execute the sequence by code located in Main Memory). The CR value is write-only. The CR bits are:

```
8
                        (Must be 1)
       Reserved
       Valid Clock Edge (0=Falling Edge, 1=Rising Edge)
                        (0=Burst Read/Burst Write, 1=Burst Read/Single Write)
10
       Single Write
       Burst Sequence (0=Reserved, 1=Sequential)
11
12-14 Read Latency
                       (1=3 clocks, 2=4 clocks, 3=5 clocks, other=Reserved)
15
       Mode
        0=Synchronous: Burst Read, Burst Write
        1=Asynchronous: Page Read, Normal Write
       In Mode 1 (Async), only the Partial Size bits are used,
       all other bits, CR bits 0..18, must be "1".
16-18 Burst Length
                       (2=8 Words, 3=16Words, 7=Continous, other=Reserved)
19-20 Partial Size
                       (0=1MB, 1=512KB, 2=Reserved, 3=Deep/0 bytes)
```

The Power Down mode is entered by setting CE2=LOW, this can be probably done by setting EXMEMCNT Bit14 to zero.

ST Microelectronics M69AB048BL70ZA8

The chip name decodes as PSRAM (M96), Asynchronous (A), 1.8V Burst (B), 2Mx16 (048), Two Chip Enables (B), Low Leakage (L), 70ns (70), Package (ZA), -30..+85'C (8).

There are three data sheets for different PSRAM chips available at www.st.com (unfortunately none for M69AB048BL70ZA8), each using different memory control mechanisms.

NDS9 BIOS

The NDS9 BIOS contains the following Main Memory initialization code, that method doesn't match up with any ST (nor Fujitsu) data sheets that I've seen. At its best, it looks like a strange (and presumably non-functional) mix-up of different ST control methods.

```
STRH 2000h, [4000204h]

LDRH R0, [27FFFFEh]

STRH R0, [27FFFFEh]

STRH FFDFh, [27FFFFEh]

STRH E732h, [27FFFFEh]

LDRH R0, [27E57FEh]

STRH 6000h, [4000204h]
```

In the above BIOS code, EXMEMCNT.14 appears to be used to unlock the control register. However, the NDS Firmware appears to use EXMEMCNT.14 to switch Main Memory into Power Down mode before entering GBA mode.

DS Backwards-compatible GBA-Mode

When booting a 32pin GBA cartridge, the NDS is automatically switched into GBA mode, in that mode all NDS related features are disabled, and the console behaves (almost) like a GBA.

GBA Features that are **NOT** supported on **NDS** in **GBA** Mode.

Unlike real GBA, the NDS does not support 8bit DMG/CGB cartridges.

The undocumented Internal Memory Control register (Port 800h) isn't supported, so the NDS doesn't allow to use 'overclocked' RAM.

The NDS doesn't have a link-port, so GBA games can be played only in single player mode, link-port accessories cannot be used, and the NDS cannot run GBA code via multiboot.

GBA Features that are slightly different on NDS in GBA Mode.

The CPU, Timers, and Sound Frequencies are probably clocked at 16.76MHz; 33.51MHz/2; a bit slower than the original GBA's 16.78MHz clock? In the BIOS, a single byte in a formerly 00h-filled area has been changed from 00h to 01h, resulting in SWI 0Dh returning a different BIOS checksum. The GBA picture can be shown on upper or lower screen (selectable in boot-menu), the backlight for the selected screen is always on, resulting in different colors & much better visibility than original GBA. Unlike GBA-SP, the NDS doesn't have a backlight-button.

Screen Border in GBA mode

The GBA screen is centered in the middle of the NDS screen. The surrounding pixels are defined by 32K-color bitmap data in VRAM Block A and B. Each frame, the GBA picture is captured into one block, and is displayed in the next frame (while capturing new data to the other block).

To get a flicker-free border, both blocks should be initialized to contain the same image before entering GBA mode (usually both are zero-filled, resulting in a plain black border).

Note: When using two different borders, the flickering will be irregular - so there appears to be a frame inserted or skipped once every some seconds in GBA mode?!

Switching from NDS Mode to GBA Mode

```
--- NDS9: ---
  ZEROFILL VRAM A.B
                         ;init black screen border (or other color/image)
                         ;enable 2D engine A on upper screen (0003h=lower)
  POWCNT=8003h
  EXMEMCNT=...
                         ;set Async Main Memory mode (clear bit14)
                         ; disable interrupts
  TMF=0
                         ;halt with interrupts disabled (lockdown)
  SWI 06h
  --- NDS7: ---
                         ;enable sound amplifier & upper backlight (05h=lower)
  POWERMAN.REG0=09h
  IME=0
                         :disable interrupts
  wait for VCOUNT=200
                         :wait until VBlank
                         ;enter GBA mode, by CustomHalt(40h)
  SWI 1Fh with R2=40h
After that, the GBA BIOS will be booted, the GBA Intro will be displayed, and the GBA cartridge (if any) will be started.
```

DS Debug Registers (Emulator/Devkits)

No\$gba Emulator Pseudo I/O Ports (no\$gba) (GBA,NDS9,NDS7)

```
4FFFA00h..A0Fh R Emulation ID (16 bytes, eg. "no$gba v2.7", padded with 20h)
```

```
4FFFA10h W String Out (raw)
4FFFA14h W String Out (with %param's)
4FFFA18h W String Out (with %param's, plus linefeed)
4FFFA1Ch W Char Out (nocash)
4FFFA20h..A27h R Clock Cycles (64bit)
4FFFA28h..A3Fh - N/A
```

Note: Above ports can be disabled via the "Debug I/O" option in no\$gba setup.

Ensata Emulator Pseudo I/O Ports (NDS9)

```
4000640h (32bit) ;aka CLIPMTX_RESULT (mis-used to invoke detection)
4000006h (16bit) ;aka VCOUNT (mis-used to get detection result)
4FFF010h (32bit) ;use to initialize/unlock/reset something
4FFF000h (8bit) ;debug message character output (used when Ensata detected)
The Ensata detection works by mis-using CLIPMTX_RESULT and VCOUNT registers:
[4000640h]=2468ACE0h ;CLIPMTX_RESULT (on real hardware it's read-only)
if ([4000006h] AND 1FFh)=10Eh ;VCOUNT (on real hardware it's 000h..106h)
[4FFF010h]=13579BDFh ;\initialize/reset something
[4FFF010h]=FDB97531h ;/
Ensata=true
else
Ensata=false
endif
```

Once when a commercial game has detected Ensata, it stops communicating with the ARM7, and instead it does seem to want to communicate with the Ensata executable (which has little to do with real NDS hardware). Ie. aside from "unlocking" port 4FFF000h, it does also "lock" access to the ARM7 hardware (like sound, touchscreen, RTC, etc).

ISD (Intelligent Systems Debugger or so) I/O Ports

The ISD ports seem to be real (non-emulated) debugging ports, mapped to the GBA Slot region at 8000000h-9FFFFFFh, and used to output text messages, and possible also other debugging stuff.

There are appear to be two variants: nitroemu and cgbemu (the latter appears to be dating back to old 8bit CGB hardware; which was apparently still used for the NDS two hardware generations later).

NDS Devkit

In Nintendo's devkit, debug messages are handled in file "os_printf.c", this file detects the available hardware/software based debug I/O ports, and redirects the [OS_PutString] vector to the corresponding string_out function (eg. to OS_PutStringAris for writing a 00h-terminated string to port 4FFF000h). With some minimal efforts, this could be redirected to the corresponding no\$gba debug I/O ports.

DS Cartridges, Encryption, Firmware

Cartridges

DS Cartridge Header

DS Cartridge Secure Area

DS Cartridge Icon/Title

DS Cartridge Protocol

DS Cartridge Backup

DS Cartridge I/O Ports

DS Cartridge NitroROM and NitroARC File Systems

DS Cartridge PassMe/PassThrough

DS Cartridge GBA Slot

Add-Ons

DS Cart Rumble Pak

DS Cart Slider with Rumble

DS Cart Expansion RAM

DS Cart Unknown Extras

Special Cartridges

DS Cart Cheat Action Replay DS

DS Cart Cheat Codebreaker DS

Encryption

DS Encryption by Gamecode/Idcode (KEY1)

DS Encryption by Random Seed (KEY2)

Firmware / Wifi Flash

DS Firmware Serial Flash Memory

DS Firmware Header

DS Firmware Wifi Calibration Data

DS Firmware Wifi Internet Access Points

DS Firmware User Settings

DS Firmware Extended Settings

DS Cartridge Header

Header Overview (loaded from ROM Addr 0 to Main RAM 27FFE00h on Power-up)

```
Address Bytes Expl.
             Game Title (Uppercase ASCII, padded with 00h)
000h
       12
                          (Uppercase ASCII, NTR-<code>)
00Ch
        4
             Gamecode
                                                               (0=homebrew)
                         (Uppercase ASCII, eg. "01"=Nintendo) (0=homebrew)
010h
             Makercode
012h
       1
             Unitcode
                          (00h=NDS, 02h=NDS+DSi, 03h=DSi) (bit1=DSi)
             Encryption Seed Select (00..07h, usually 00h)
013h
                                     (Chipsize = 128KB SHL nn) (eq. 7 = 16MB)
014h
             Devicecapacity
015h
       7
             Reserved
                          (zero filled)
                                                      (except, used on DSi)
01Ch
       1
             Reserved
                          (zero)
             NDS Region (00h=Normal, 80h=China, 40h=Korea) (other on DSi)
01Dh
       1
01Eh
             ROM Version (usually 00h)
             Autostart (Bit2: Skip "Press Button" after Health and Safety)
01Fh
              (Also skips bootmenu, even in Manual mode & even Start pressed)
020h
             ARM9 rom offset
                                 (4000h and up, align 1000h)
             ARM9 entry address (2000000h..23BFE00h)
024h
        4
028h
             ARM9 ram address (2000000h..23BFE00h)
02Ch
        4
             ARM9 size
                                 (max 3BFE00h) (3839.5KB)
030h
             ARM7 rom offset
                                 (8000h and up)
             ARM7 entry address (2000000h..23BFE00h, or 37F8000h..3807E00h)
034h
             ARM7 ram address (2000000h..23BFE00h, or 37F8000h..3807E00h)
038h
03Ch
             ARM7 size
                                 (max 3BFE00h, or FE00h) (3839.5KB, 63.5KB)
             File Name Table (FNT) offset
040h
044h
             File Name Table (FNT) size
048h
             File Allocation Table (FAT) offset
             File Allocation Table (FAT) size
04Ch
050h
             File ARM9 overlay offset
             File ARM9 overlay size
054h
             File ARM7 overlay offset
058h
05Ch
        4
             File ARM7 overlav size
             Port 40001A4h setting for normal commands (usually 00586000h)
060h
             Port 40001A4h setting for KEY1 commands
                                                        (usually 001808F8h)
064h
068h
             Icon/Title offset (0=None) (8000h and up)
             Secure Area Checksum, CRC-16 of [[020h]..00007FFFh]
06Ch
             Secure Area Delay (in 131kHz units) (051Eh=10ms or 0D7Eh=26ms)
06Eh
070h
             ARM9 Auto Load List Hook RAM Address (?) ;\endaddr of auto-load
             ARM7 Auto Load List Hook RAM Address (?) ;/functions
074h
             Secure Area Disable (by encrypted "NmMdOnly") (usually zero)
078h
             Total Used ROM size (remaining/unused bytes usually FFh-padded)
080h
084h
             ROM Header Size (4000h)
            Reserved (zero filled; except, [88h..93h] used on DSi)
088h
        28h
0B0h
        10h
             Reserved (zero filled; or "DoNotZeroFillMem"=unlaunch fastboot)
            Nintendo Logo (compressed bitmap, same as in GBA Headers)
0C0h
        9Ch
```

```
15Ch
             Nintendo Logo Checksum, CRC-16 of [OCOh-15Bh], fixed CF56h
             Header Checksum, CRC-16 of [000h-15Dh]
15Eh
160h
             Debug rom offset (0=none) (8000h and up)
                                                              ;only if debug
164h
             Debug size
                                 (0=none) (max 3BFE00h)
                                                              ;version with
             Debug ram address (0=none) (2400000h..27BFE00h);SIO and 8MB
168h
             Reserved (zero filled) (transferred, and stored, but not used)
16Ch
             Reserved (zero filled) (transferred, but not stored in RAM)
170h
```

DSi Cartridges are using an extended cartridge header,

DSi Cartridge Header

Some of that new/changed DSi header entries are important even in NDS mode:

- On DSi, ARM9/ARM7 areas are restricted to 2.75MB (instead 3.8MB on real NDS)
- New NDS titles must have RSA signatures (and old titles must be in whitelist)

For more info about CRC-16, see description of GetCRC16 BIOS function,

BIOS Misc Functions

For the Logo checksum, the BIOS verifies only [15Ch]=CF56h, it does NOT verify the actual data at [0C0h-15Bh] (nor it's checksum), however, the data is verified by the firmware.

Secure Area Delay

The Secure Area Delay at header[06Eh] is counted in 130.912kHz units (which can be clocked via one of the hardware timers with prescaler=F/256 and reload= (10000h-((X AND 3FFFh)+2)); for some weird reason, in case of Header checksum it's ANDed with 1FFFh instead of 3FFFh). Commonly used values are X=051Eh (10ms), and X=0D7Eh (26ms).

The delay is used for all Blowfish encrypted commands, the actual usage/purpose differs depending on bit31 of the ROM Chip ID:

When ChipID.Bit31=0 (commands are sent ONCE): The delay is issued BEFORE sending the command:

Delay,Ĉmd

Older/newer games are using delays of 10ms/26ms (although all known existing cartridges with Bit31=0 would actually work WITHOUT delays).

When ChipID.Bit31=1 (commands are repeated MULTIPLE times): The delay is issued AFTER sending the command for the FIRST time:

```
Cmd,Delay,Cmd
Cmd,Delay,Cmd,Cmd,Cmd,Cmd,Cmd,Cmd,Cmd
;for 2x repeat
;for 9x repeat
```

Known games are using delays of 26ms (although all known existing cartridges (=Cooking Coach) with Bit31=1 would actually work with shorter delays of ca. 7ms (but, better use 8ms for safety)).

NDS Gamecodes

This is the same code as the NTR-UTTD (NDS) or TWL-UTTD (DSi) code which is printed on the package and sticker on (commercial) cartridges (excluding the leading "NTR-" or "TWL-" part).

```
U Unique Code (usually "A", "B", "C", or special meaning)
TT Short Title (eq. "PM" for Pac Man)
```

D Destination/Language (usually "J" or "E" or "P" or specific language)

The first character (U) is usually "A" or "B", in detail:

A NDS common games

```
B NDS common games
 C NDS common games
 D DSi-exclusive games
 H DSiWare (system utilities and browser) (eg. HNGP=browser)
 I NDS and DSi-enhanced games with built-in Infrared port
 K DSiWare (dsiware games and flipnote) (eg. KGUV=flipnote)
 N NDS nintendo channel demo's japan (NTR-NTRJ-JPN)
 T NDS many games
 U NDS utilities, educational games, or uncommon extra hardware?
 V DSi-enhanced games
 Y NDS many games
The second/third characters (TT) are:
 Usually an abbreviation of the game title (eg. "PM" for "Pac Man") (unless
 that gamecode was already used for another game, then TT is just random)
The fourth character (D) indicates Destination/Language:
            E English/USA I Italian
                                       M Swedish O Danish
 A Asian
                                                             U Australian
 B N/A
            F French
                           J Japanese N Nor
                                                  R Russian V EUR+AUS
 C Chinese G N/A
                           K Korean
                                       0 Int
                                                  S Spanish W..Z Europe #3..5
 D German H Dutch
                           L USA #2
                                       P Europe T USA+AUS
```

DS Cartridge Secure Area

The Secure Area is located in ROM at 4000h..7FFFh, it can contain normal program code and data, however, it can be used only for ARM9 boot code, it cannot be used for ARM7 boot code, icon/title, filesystem, or other data.

Secure Area Size

The Secure Area exists if the ARM9 boot code ROM source address (src) is located within 4000h..7FFFh, if so, it will be loaded (by BIOS via KEY1 encrypted commands) in 4K portions, starting at src, aligned by 1000h, up to address 7FFFh. The secure area size if thus 8000h-src, regardless of the ARM9 boot code size entry in header.

Note: The BIOS silently skips any NDS9 bootcode at src<4000h.

Cartridges with src>=8000h do not have a secure area.

Secure Area ID

The first 8 bytes of the secure area are containing the Secure Area ID, the ID is required (verified by BIOS boot code), the ID value changes during boot process:

Value Expl.

"encryObj" raw ID before encryption (raw ROM-image)

(encrypted) encrypted ID after encryption (encrypted ROM-image)

```
"encryObj" raw ID after decryption (verified by BIOS boot code)
E7FFDEFFh,E7FFDEFFh destroyed ID (overwritten by BIOS after verify)
```

If the decrypted ID does match, then the BIOS overwrites the first 8 bytes by E7FFDEFFh-values (ie. only the ID is destroyed). If the ID doesn't match, then the first 800h bytes (2K) are overwritten by E7FFDEFFh-values.

Secure Area First 2K Encryption/Content

The first 2K of the Secure Area (if it exists) are KEY1 encrypted. In official games, this 2K region contains data like so (in decrypted form):

```
000h..007h Secure Area ID (see above)
008h..00Dh Fixed (FFh,DEh,FFh,E7h,FFh,DEh)
00Eh..00Fh CRC16 across following 7E0h bytes, ie. [010h..7FFh]
010h..7FDh Unknown/random values, mixed with some THUMB SWI calls
7FEh..7FFh Fixed (00h,00h)
```

Of which, only the ID in the first 8 bytes is verified. Neither BIOS nor (current) firmare versions are verifying the data at 008h..7FFh, so the 7F8h bytes may be also used for normal program code/data.

Avoiding Secure Area Encryption

WLAN files are reportedly same format as cartridges, but without Secure Area, so games with Secure Area cannot be booted via WLAN. No\$gba can encrypt and decrypt Secure Areas only if the NDS BIOS-images are present. And, Nintendo's devkit doesn't seem to support Secure Area encryption of unreleased games.

So, unencrypted cartridges are more flexible in use. Ways to avoid encryption (which still work on real hardware) are:

- 1) Set NDS9 ROM offset to 4000h, and leave the first 800h bytes of the Secure Area 00h-filled, which can be (and will be) safely destroyed during loading; due to the missing "encryObj" ID; that method is used by Nintendo's devkit.
- 2) Set NDS9 ROM offset to 8000h or higher (cartridge has no Secure Area at all).
- 3) Set NDS9 ROM offset, RAM address, and size to zero, set NDS7 ROM offset to 200h, and point both NDS9 and NDS7 entrypoints to the loaded NDS7 region. That method avoids waste of unused memory at 200h..3FFFh, and it should be compatible with the NDS console, however, it is not comaptible with commercial cartridges which do silently redirect address below 4000h to "addr=8000h+(addr AND 1FFh)". Still, it should work with inofficial flashcards, which do not do that redirection. No\$gba emulates the redirection for regular official cartridges, but it disables redirection for homebrew carts if NDS7 rom offset<8000h, and NDS7 size>0.

[One possible problem: Newer "anti-passme" firmware versions reportedly check that the entrypoint isn't set to 80000C0h, that firmwares might also reject NDS9 entrypoints within the NDS7 bootcode region?]

DS Cartridge Icon/Title

The ROM offset of the Icon/Title is defined in CartHdr[68h]. The size was originally implied by the size of the original Icon/Title structure rounded to 200h-byte sector boundary (ie. A00h bytes for Version 1 or 2), however, later DSi carts are having a size entry at CartHdr[208h] (usually 23C0h). If it is present (ie. if CartHdr[68h]=nonzero), then Icon/Title are displayed in the bootmenu.

```
0000h 2 Version (0001h, 0002h, 0003h, or 0103h)
```

```
0002h 2
              CRC16 across entries 0020h..083Fh (all versions)
 0004h 2
             CRC16 across entries 0020h..093Fh (Version 0002h and up)
             CRC16 across entries 0020h..0A3Fh (Version 0003h and up)
 0006h 2
             CRC16 across entries 1240h..23BFh (Version 0103h and up)
 0008h 2
             Reserved (zero-filled)
 000Ah 16h
 0020h 200h Icon Bitmap (32x32 pix) (4x4 tiles, 4bit depth) (4x8 bytes/tile)
             Icon Palette (16 colors, 16bit, range 0000h-7FFFh)
 0220h 20h
             (Color 0 is transparent, so the 1st palette entry is ignored)
 0240h 100h Title 0 Japanese (128 characters, 16bit Unicode)
 0340h 100h Title 1 English
 0440h 100h Title 2 French
 0540h 100h Title 3 German
  0640h 100h Title 4 Italian
 0740h 100h Title 5 Spanish
 0840h 100h Title 6 Chinese
                                                     (Version 0002h and up)
 0940h 100h Title 7 Korean
                                                     (Version 0003h and up)
 0A40h 800h Zerofilled (probably reserved for Title 8..15)
Below for animated DSi icons only (Version 0103h and up):
 1240h 1000h Icon Animation Bitmap 0..7 (200h bytes each, format as above)
 2240h 100h Icon Animation Palette 0..7 (20h bytes each, format as above)
 2340h 80h Icon Animation Sequence (16bit tokens)
Unused/padding bytes:
 0840h 1C0h Unused/padding (FFh-filled) in Version 0001h
             Unused/padding (FFh-filled) in Version 0002h
 0940h C0h
             Unused/padding (FFh-filled) in Version 0103h
 23C0h 40h
Versions
```

```
0001h = Original
0002h = With Chinese Title
0003h = With Chinese+Korean Titles
0103h = With Chinese+Korean Titles and animated DSi icon
```

Title Strings

Usually, for non-multilanguage games, the same (english) title is stored in all title entries. The title may consist of ASCII characters 0020h-007Fh, character 000Ah (linefeed), and should be terminated/padded by 0000h.

The whole text should not exceed the dimensions of the DS cart field in the bootmenu (the maximum number of characters differs due to non-proportional font). The title is usually split into a primary title, optional sub-title, and manufacturer, each separated by 000Ah character(s). For example: "America", 000Ah, "The Axis of War", 000Ah, "Cynicware", 0000h.

Icon Animation Sequence (DSi)

The sequence is represented by 16bit tokens, in the following format:

```
Flip Vertically (0=No, 1=Yes)
15
```

```
14 Flip Horizontally (0=No, 1=Yes)
13-11 Palette Index (0..7)
10-8 Bitmap Index (0..7)
7-0 Frame Duration (01h..FFh) (in 60Hz units)
```

Value 0000h indicates the end of the sequence. If the first token is 0000h, then the non-animated default image is shown. Uh, actually, a non-animated icon uses values 01h,00h,00h,01h, followed by 7Ch zerofilled bytes (ie. 0001h, 0100h, 3Eh x 0000h)?

FAT16:\title\000300tt\4ggggggg\data\banner.sav ;if carthdr[1BFh].bit2=1

Some DSi games are having a separate "banner.sav" file stored in the eMMC filesystem, enabled via carthdr[1BFh].bit2 (allowing to indicate the game progress by overriding the default icon). The banner files are 4000h bytes in size, the animation data is same as above, but without title strings and without non-animated icon.

```
0000h 2 Version (0103h)
0002h 6 Reserved (zero-filled)
0008h 2 CRC16 across entries 0020h..119Fh (with initial value FFFFh)
000Ah 16h Reserved (zero-filled)
0020h 1000h Icon Animation Bitmap 0..7 (200h bytes each) ;\same format as
1020h 100h Icon Animation Palette 0..7 (20h bytes each) ; in Icon/Title
1120h 80h Icon Animation Sequence (16bit tokens) ;/
11A0h 2E60h Garbage (random values, maybe due to eMMC decryption)
```

The feature is used by some Brain Age Express games (for example, Brain Age Express Sudoku: 'title\00030004\4b4e3945\data\banner.sav').

The feature does probably work only for DSiware titles (unless there are any DSi carts with SD/MMC access enabled; or unless there is a feature for storing similar data in cartridge memory).

DS Cartridge Protocol

Communication with Cartridge ROM relies on sending 8 byte commands to the cartridge, after the sending the command, a data stream can be received from the cartridge (the length of the data stream isn't fixed, below descriptions show the default length in brackets, but one may receive more, or less bytes, if desired).

Cartridge Memory Map

```
0000000h-0000FFFh Header (unencrypted)
0001000h-0003FFFh Not read-able (zero filled in ROM-images)
0004000h-0007FFFh Secure Area, 16KBytes (first 2Kbytes with extra encryption)
0008000h-... Main Data Area

DSi cartridges are split into a NDS area (as above), and a new DSi area:
XX00000h XX02FFFh DSi Not read-able (XX00000h=first megabyte after NDS area)
XX03000h-XX06FFFh DSi ARM9i Secure Area (usually with modcrypt encryption)
XX07000h-... DSi Main Data Area
```

Cartridge memory must be copied to RAM (the CPU cannot execute code in ROM).

Command Summary, Cmd/Reply-Encryption Type, Default Length

```
Command/Params
                                                   Cmd Reply Len
                   Expl.
 -- Unencrypted Load --
 9F00000000000000 Dummy (read HIGH-Z bytes)
                                                   RAW
                                                        RAW
                                                              2000h
 00000000000000000 Get Cartridge Header
                                                              200h DSi:1000h
                                                   RAW
                                                        RAW
 90000000000000000 1st Get ROM Chip ID
                                                   RAW RAW
 00aaaaaaaa000000h Unencrypted Data (debug ver only) RAW
                                                        RAW
                                                              200h
 3Ciiijjjxkkkkkxxh Activate KEY1 Encryption Mode
                                                   RAW RAW
 -- Secure Area Load --
 4llllmmmnnnkkkkh Activate KEY2 Encryption Mode
                                                   KEY1 FIX
                                                              910h+0
 1lllliiijjjkkkkkh 2nd Get ROM Chip ID
                                                   KEY1 KEY2 910h+4
 xxxxxxxxxxxxxxx Invalid - Get KEY2 Stream XOR 00h KEY1 KEY2 910h+...
 2bbbbiiijjjkkkkkh Get Secure Area Block (4Kbytes)
                                                   KEY1 KEY2 910h+10A8h
 6lllliiijjjkkkkkh Optional KEY2 Disable
                                                   KEY1 KEY2 910h+?
 Alllliiijjkkkkkh Enter Main Data Mode
                                                   KEY1 KEY2 910h+0
 -- Main Data Load --
 B7aaaaaaa000000h Encrypted Data Read
                                                   KEY2 KEY2 200h
 B80000000000000000 3rd Get ROM Chip ID
                                                   KEY2 KEY2 4
 B5000000000000000 Whatever NAND related?
                                                   KEY2 KEY2
 D6000000000000000 Whatever NAND related?
                                                   KEY2 KEY2 4
The parameter digits contained in above commands are:
              32bit ROM address (command B7 can access only 8000h and up)
 aaaaaaaa
              Secure Area Block number (0004h..0007h for addr 4000h..7000h)
 bbbb
              Random, not used in further commands (DSi: always zero)
 X, XX
 iii, jjj, llll Random, must be SAME value in further commands
              Random, must be INCREMENTED after FURTHER commands
 kkkkk
              Random, used as KEY2-encryption seed
 mmm,nnn
```

++++ Unencrypted Commands (First Part of Boot Procedure) ++++

Cartridge Reset

The /RES Pin switches the cartridge into unencrypted mode. After reset, the first two commands (9Fh and 00h) are transferred at 4MB/s CLK rate.

9F00000000000000h (2000h) - Dummy

Dummy command send after reset, returns endless stream of HIGH-Z bytes (ie. usually receiving FFh, immediately after sending the command, the first 1-2 received bytes may be equal to the last command byte).

0000000000000000 (200h) (DSi:1000h) - Get Header

Returns RAW unencrypted cartridge header, repeated every 1000h bytes. The interesting area are the 1st 200h bytes, the rest is typically zero filled (except on

DSi carts, which do use the whole 1000h bytes).

The Gamecode header entry is used later on to initialize the encryption. Also, the ROM Control entries define the length of the KEY1 dummy periods (typically 910h clocks), and the CLK transfer rate for further commands (typically faster than the initial 4MB/s after power up).

90000000000000000 (4) - 1st Get ROM Chip ID

```
Returns RAW unencrypted Chip ID (eg. C2h,0Fh,00h,00h), repeated every 4 bytes.
  1st byte - Manufacturer (eg. C2h=Macronix) (roughly based on JEDEC IDs)
  2nd byte - Chip size (00h..7Fh: (N+1)Mbytes, F0h..FFh: (100h-N)*256Mbytes?)
  3rd byte - Flags (see below)
  4th byte - Flags (see below)
The Flag Bits in 3th byte can be
     Maybe Infrared flag? (in case ROM does contain on-chip infrared stuff)
     Unknown (set in some 3DS carts)
  2-7 Zero
The Flag Bits in 4th byte can be
  0-2 Zero
      Seems to be NAND flag (\theta=ROM, 1=NAND) (observed in only ONE cartridge)
      3DS Flag (0=NDS/DSi, 1=3DS)
     Zero ... set in ... DSi-exclusive games?
     DSi flag (0=NDS/3DS, 1=DSi)
     Cart Protocol Variant (0=older/smaller carts, 1=newer/bigger carts)
Existing/known ROM IDs are:
  C2h,07h,00h,00h NDS Macronix 8MB ROM (eg. DS Vision)
                              16MB ROM (eg. Meine Tierarztpraxis)
  AEh, OFh, OOh, OOh NDS Noname
  C2h,0Fh,00h,00h NDS Macronix 16MB ROM (eq. Metroid Demo)
  C2h,1Fh,00h,00h NDS Macronix 32MB ROM (eq. Over the Hedge)
  C2h,1Fh,00h,40h DSi Macronix 32MB ROM (eq. Art Academy, TWL-VAAV, SystemFlaw)
  80h,3Fh,01h,E0h ?
                               64MB ROM+Infrared (eq. Walk with Me, NTR-IMWP)
  AEh,3Fh,00h,E0h DSi Noname 64MB ROM (eg. de Blob 2, TWL-VD2V)
  C2h,3Fh,00h,00h NDS Macronix 64MB ROM (eq. Ultimate Spiderman)
  C2h,3Fh,00h,40h DSi Macronix 64MB ROM (eg. Crime Lab, NTR-VAOP)
  80h,7Fh,00h,80h NDS SanDisk 128MB ROM (DS Zelda, NTR-AZEP-0)
  80h,7Fh,01h,E0h ?
                               128MB ROM+Infrared? (P-letter Soul Silver, IPGE)
  C2h,7Fh,00h,80h NDS Macronix 128MB ROM (eq. Spirit Tracks, NTR-BKIP)
  C2h,7Fh,00h,C0h DSi Macronix 128MB ROM (eq. Cooking Coach/TWL-VCKE)
  ECh,7Fh,00h,88h NDS Samsung 128MB NAND (eq. Warioware D.I.Y.)
  ECh,7Fh,01h,88h NDS Samsung? 128MB NAND+What? (eg. Jam with the Band, UXBP)
  ECh,7Fh,00h,E8h DSi Samsung? 128MB NAND (eg. Face Training, USKV)
  80h, FFh, 80h, E0h NDS
                               256MB ROM (Kingdom Hearts - Re-Coded, NTR-BK9P)
  C2h, FFh, O1h, C0h DSi Macronix 256MB ROM+Infrared? (eg. P-Letter White)
  C2h, FFh, 00h, 80h NDS Macronix 256MB ROM (eq. Band Hero, NTR-BGHP)
  C2h, FEh, O1h, COh DSi Macronix 512MB ROM+Infrared? (eq. P-Letter White 2)
  C2h, FEh, 00h, 90h 3DS Macronix probably 512MB? ROM (eg. Sims 3)
```

```
45h, FAh, 00h, 90h 3DS SunDisk? maybe... 1.5GB? ROM (eg. Starfox)
C2h,F8h,00h,90h 3DS Macronix maybe... 2GB? ROM (eg. Kid Icarus)
C2h,7Fh,00h,90h 3DS Macronix 128MB ROM CTR-P-AENJ MMinna no Ennichi
C2h, FFh, O0h, 90h 3DS Macronix 256MB ROM CTR-P-AFSJ Pro Yakyuu Famista 2011
C2h, FEh, O0h, 90h 3DS Macronix 512MB ROM CTR-P-AFAJ Real 3D Bass FishingFishOn
C2h, FAh, 00h, 90h 3DS Macronix 1GB ROM CTR-P-ASUJ Hana to Ikimono Rittai Zukan
C2h, FAh, O2h, 90h 3DS Macronix 1GB ROM CTR-P-AGGW Luigis Mansion 2 ASiA CHT
C2h,F8h,00h,90h 3DS Macronix 2GB ROM CTR-P-ACFJ Castlevania - Lords of Shadow
C2h.F8h.02h.90h 3DS Macronix 2GB R0M CTR-P-AH4J Monster Hunter 4
AEh, FAh, 00h, 90h 3DS
                             1GB ROM CTR-P-AGKJ Gyakuten Saiban 5
AEh, FAh, 00h, 98h 3DS
                             1GB NAND CTR-P-EGDJ Tobidase Doubutsu no Mori
45h.FAh.00h.90h 3DS
                            1GB ROM CTR-P-AFLJ Fantasy Life
45h, F8h, 00h, 90h 3DS
                             2GB ROM CTR-P-AVHJ Senran Kagura Burst - Guren
C2h, F0h, 00h, 90h 3DS Macronix 4GB ROM CTR-P-ABRJ Biohazard Revelations
FFh, FFh, FFh, FFh None (no cartridge inserted)
```

The Samsung NAND chip appears to use a slightly different protocol (seems as if it allows to read ROM header and ID only once, or as if it gets confused when reading more than 4 ID bytes, or so) (and of course, the protocol is somehow extended, allowing to write data to the NAND memory). The official JEDEC ID for Samsung would be "CEh", but for some reason, Samsung's NDS chip does spit out "ECh" as Maker ID.

ID "45h" ("SunDisk" according to a JEDEC ID list) might refer to "SanDisk"?

3Ciiijjjxkkkkkxxh (0) - Activate KEY1 Encryption Mode

The 3Ch command returns endless stream of HIGH-Z bytes, all following commands, and their return values, are encrypted. The random parameters iii,jjj,kkkk must be re-used in further commands; the 20bit kkkkk value is to be incremented by one after each <further> command (it is <not> incremented after the 3Ch command).

3Diiijjjxkkkkxxh (0) - Activate KEY1 Encryption Mode and Unlock DSi Mode

Same as command 3Ch (but with different initial 1048h-byte encryption values), and works only on DSi carts. Command 3Dh is unlocking two features on DSi carts:

- 1) Command 2bbbbiiijjjkkkkkh loads ARM9i secure area (instead of ARM9 area)
- 2) Command B7aaaaaaaa000000h allows to read the 'whole' cartridge space

Without command 3Dh, DSi carts will allow to read only the first some megabytes (for example, the first 11 Mbyte of the System Flaw cartridge), and the remaining memory returns mirrors of "addr=8000h+(addr AND 1FFh)").

Note: After reset, the cartridge protocol allows to send only either one of the 3Ch/3Dh commands (DSi consoles can control the cartridge reset pin, so they can first send 3Ch and read the normal secure area, then issue a reset and 3Dh and read the DSi secure area) (on a NDS one could do the same by ejecting/inserting the cartridge instead of toggling the reset pin).

++++ KEY1 Encrypted Commands (2nd Part of Boot procedure) ++++

4llllmmmnnnkkkkh (910h) - Activate KEY2 Encryption Mode

KEY1 encrypted command, parameter mmmnnn is used to initialize the KEY2 encryption stream. Returns 910h dummy bytes (which are still subject to old

KEY2 settings; at pre-initialization time, this is fixed: HIGH-Z, C5h, 3Ah, 81h, etc.). The new KEY2 seeds are then applied, and the first KEY2 byte is then precomputed. The 910h dummy stream is followed by that precomputed byte value endless repeated (this is the same value as that "underneath" of the first HIGH-Z dummy-byte of the next command).

Secure 1000h: Returns repeated FFh bytes (instead of the leading C5h, 3Ah, 81h, etc. stuff).

Secure 1000h: Returns repeated FFh bytes (instead of the repeated precomputed value).

111111iijjjkkkkh (914h) - 2nd Get ROM Chip ID / Get KEY2 Stream

KEY1 encrypted command. Returns 910h dummy bytes, followed by KEY2 encrypted Chip ID repeated every 4 bytes, which must be identical as for the 1st Get ID command. The BIOS randomly executes this command once or twice. Changing the first command byte to any other value returns an endless KEY2 encrypted stream of 00h bytes, that is the easiest way to retrieve encryption values and to bypass the copyprotection.

2bbbbiiijjjkkkkh (19B8h) - Get Secure Area Block

KEY1 encrypted command. Used to read a secure area block (bbbb in range 0004h..0007h for addr 4000h..7000h) (or, after sending command 3Dh on a DSi: bbbb in range 0004h..0007h for addr XX03000h..XX06000h).

Each block is 4K, so it requires four Get Secure Area commands to receive the whole Secure Area (ROM locations 4000h-7FFFh), the BIOS is reading these blocks in random order.

Normally (if the upper bit of the Chip ID is set): Returns 910h dummy bytes, followed by 200h KEY2 encrypted Secure Area bytes, followed by 18h KEY2 encrypted 00h bytes, then the next 200h KEY2 encrypted Secure Area bytes, again followed by 18h KEY2 encrypted 00h bytes, and so on. That stream is repeated every 10C0h bytes (8x200h data bytes, plus 8x18h zero bytes).

Alternately (if the upper bit of the Chip ID is zero): Returns 910h dummy bytes, followed by 1000h KEY2 encrypted Secure Area bytes, presumably followed by 18h bytes, too.

Aside from above KEY2 encryption (which is done by hardware), the first 2K of the NDS Secure Area is additionally KEY1 encrypted; which must be resolved after transfer by software (and the DSi Secure Area is usually modcrypted, as specified in the cartridge header).

6lllliiijjikkkkh (0) - Optional KEY2 Disable

KEY1 encrypted command. Returns 910h dummy bytes (which are still KEY2 affected), followed by endless stream of RAW 00h bytes. KEY2 encryption is disabled for all following commands.

This command is send only if firmware[18h] matches encrypted string "enPngOFF", and ONLY if firmware get_crypt_keys had completed BEFORE completion of secure area loading, this timing issue may cause unstable results.

Alllliiijjjkkkkkh (910h) - Enter Main Data Mode

KEY1 encrypted command. Returns 910h dummy bytes, followed by endless KEY2 encrypted stream of 00h bytes. All following commands are KEY2 encrypted.

++++ KEY2 Encrypted Commands (Main Data Transfer) ++++

B7aaaaaaa000000h (200h) - Get Data

KEY2 encrypted command. The desired ROM address is specifed, MSB first, in parameter bytes (a). Returned data is KEY2 encrypted.

There is no alignment restriction for the address. However, the datastream wraps to the begin of the current 4K block when address+length crosses a 4K boundary (1000h bytes).

The command can be used only for addresses 8000h and up. Addresses 0..7FFFh are silently redirected to address "8000h+(addr AND 1FFh)". DSi cartridges will also reject XX00000h..XX06FFFh in the same fashion (and also XX07000h and up if the DSi cartridge isn't unlocked via command 3Dh).

Addresses that do exceed the ROM size do mirror to the valid address range (that includes mirroring non-loadable regions like 0..7FFFh to "8000h+(addr AND 1FFh)"; some newer games are using this behaviour for some kind of anti-piracy checks).

B8000000000000000 (4) - 3rd Get ROM Chip ID

KEY2 encrypted command. Returns KEY2 encrypted Chip ID repeated every 4 bytes.

xxxxxxxxxxxxxxx - Invalid Command

Any other command (anything else than above B7h and B8h) in KEY2 command mode causes communcation failures. The invalid command returns an endless KEY2 encrypted stream of 00h bytes. After the invalid command, the KEY2 stream is NOT advanced for further command bytes, further commands seems to return KEY2 encrypted 00h bytes, of which, the first returned byte appears to be HIGH-Z.

Ie. the cartridge seems to have switched back to a state similar to the KEY1-phase, although it doesn't seem to be possible to send KEY1 commands.

++++ Notes ++++

KEY1 Command Encryption / 910h Dummy Bytes

All KEY1 encrypted commands are followed by 910h dummy byte transfers, these 910h clock cycles are probably used to decrypt the command at the cartridge side; communication will fail when transferring less than 910h bytes.

The return values for the dummy transfer are: A single HIGH-Z byte, followed by 90Fh KEY2-encrypted 00h bytes. The KEY2 encryption stream is advanced for all 910h bytes, including for the HIGH-Z byte.

Note: Current cartridges are using 910h bytes, however, other carts might use other amounts of dummy bytes, the 910h value can be calculated based on ROM Control entries in cartridge header. For the KEY1 formulas, see:

DS Encryption by Gamecode/Idcode (KEY1)

KEY2 Command/Data Encryption

DS Encryption by Random Seed (KEY2)

Cart Protocol Variants (Chip ID.Bit31)

There are two protocol variants for NDS carts, indicated by Bit31 of the ROM Chip ID (aka bit7 of the 4th ID byte):

- 1) Chip ID.Bit31=0 Used by older/smaller carts with up to 64MB ROM
- 2) Chip ID.Bit31=1 Used by newer/bigger carts with 64MB or more ROM

The first variant (for older carts) is described above. The second second variant includes some differences for KEY1 encrypted commands:

GAPS: The commands have the same 910h-cycle gaps, but without outputting CLK pulses during those gaps (ie. used with ROMCTRL.Bit28=0) (the absence of the CLKs implies that there is no dummy data transferred during gaps, and accordingly, that the KEY2 stream isn't advanced during the 910h gap cycles).

REPEATED COMMANDS and SECURE AREA DELAY: All KEY1 encrypted commands must be sent TWICE (or even NINE times). First, send the command with 0-byte Data transfer length. Second, issue the Secure Area Delay (required; use the delay specified in cart header[06Eh]).

Third, send the command once again with 0-byte or 4-byte data transfer length (usually 0 bytes, or 4-bytes for Chip ID command), or sent it eight times with 200h-byte data transfer length (for the 1000h-byte secure area load command).

For those repeats, always resend exactly the same command (namely, kkkkk is NOT incremented during repeats, and there is no extra index needed to select 200h-byte portions within 1000h-byte blocks; the cartridge is automatically outputting the eight portions one after another).

DS Cartridge Backup

SPI Bus Backup Memory

```
Type Total Size Page Size Chip/Example
                                               Game/Example
EEPROM 0.5K bytes
                   16 bytes ST M95040-W
                                               (ea. Metroid Demo)
                  32 bytes ST M95640-W
EEPROM 8K bytes
                                               (eq. Super Mario DS)
EEPROM 64K bytes 128 bytes ST M95512-W
                                               (eq. Downhill Jam)
FLASH 256K bytes
                  256 bytes ST M45PE20
                                               (eq. Skateland)
FLASH 256K bytes
                             Sanyo LE25FW203T (eq. Mariokart)
FLASH 512K bytes 256 bytes ST M25PE40?
                                               (eg. which/any games?)
                                               (eq. DS Zelda, NTR-AZEP-0)
FLASH 512K bytes
                             ST 45PE40V6
FLASH 1024K bytes
                                               (eg. Spirit Tracks, NTR-BKIP)
                             ST 45PE80V6
                             MX25L6445EZNI-10G (Art Academy only, TWL-VAAV)
FLASH 8192K bytes
        8K bytes
                                               (eq. which/any games?)
FRAM
                  No limit ?
FRAM
       32K bytes
                   No limit Ramtron FM25L256? (eq. which/any games?)
```

Lifetime Stats

Type	Max Writes per Page	Data Retentior
EEPROM	100,000	40 years
FLASH	100,000	20 years
FRAM	No limit	10 years

SPI Bus Backup Memory is accessed via Ports 40001A0h and 40001A2h, see DS Cartridge I/O Ports

Commands

For all EEPROM and FRAM types:

```
06h WREN Write Enable Cmd, no parameters
04h WRDI Write Disable Cmd, no parameters
05h RDSR Read Status Register Cmd, read repeated status value(s)
01h WRSR Write Status Register Cmd, write one-byte value
9Fh RDID Read JEDEC ID (not supported on EEPROM/FLASH, returns FFh-bytes)
```

```
For 0.5K EEPROM (8+1bit Address):
  03h RDLO Read from Memory 000h-0FFh Cmd, addr lsb, read byte(s)
  OBh RDHI Read from Memory 100h-1FFh Cmd, addr lsb, read byte(s)
  02h WRLO Write to Memory 000h-0FFh
                                        Cmd, addr lsb, write 1..MAX byte(s)
                                        Cmd, addr lsb, write 1..MAX byte(s)
  OAh WRHI Write to Memory 100h-1FFh
For 8K..64K EEPROM and for FRAM (16bit Address):
           Read from Memory
                                       Cmd, addr msb,lsb, read byte(s)
  03h RD
           Write to Memory
                                       Cmd, addr msb,lsb, write 1..MAX byte(s)
  02h WR
Note: MAX = Page Size (see above chip list) (no limit for FRAM).
```

For FLASH backup, commands should be same as for Firmware FLASH memory: DS Firmware Serial Flash Memory

Status Register

- WIP Write in Progress (1=Busy) (Read only) (always 0 for FRAM chips)
- 1 WEL Write Enable Latch (1=Enable) (Read only, except by WREN, WRDI)
- 2-3 WP Write Protect (0=None, 1=Upper quarter, 2=Upper Half, 3=All memory)

For 0.5K EEPROM:

- 4-7 ONEs Not used (all four bits are always set to "1" each)
- For 8K..64K EEPROM and for FRAM:
 - 4-6 ZERO Not used (all three bits are always set to "0" each)
 - SRWD Status Register Write Disable (0=Normal, 1=Lock) (Only if /W=LOW)

WEL gets reset on Power-up, WRDI, WRSR, WRITE/LO/HI, and on /W=LOW.

The WRSR command allows to change ONLY the two WP bits, and the SRWD bit (if any), these bits are non-volatile (remain intact during power-down), respectively, the WIP bit must be checked to sense WRSR completion.

Detection (by examining hardware responses)

The overall memory type and bus-width can be detected by RDSR/RDID commands:

```
(bus-width)
RDSR RDTD
                   Type
FFh, FFh, FFh, FFh
                  None
                                (none)
F0h. FFh.FFh.FFh
                  EEPROM
                                (with 8+1bit address bus)
00h, FFh,FFh,FFh EEPROM/FRAM (with 16bit address bus)
00h, xxh,xxh,xxh
                                (usually with 24bit address bus)
                 FLASH
```

And, the RD commands can be used to detect the memory size/mirrors (though that won't work if the memory is empty).

Pin-Outs for EEPROM and FRAM chips

```
Pin Name Expl.
1 /S
        Chip Select
2 0
        Data Out
        Write-Protect (not used in NDS, wired to VCC)
3 /W
4 VSS
        Ground
```

```
5  D    Data In
6  C    Clock
7  /HOLD Transfer-pause (not used in NDS, wired to VCC)
8  VCC    Supply 2.5 to 5.5V for M95xx0-W
```

FRAM (Ferroelectric Nonvolatile RAM) is fully backwards compatible with normal EEPROMs, but comes up with faster write/erase time (no delays), and with lower power consumption, and unlimited number of write/erase cycles. Unlike as for normal RAM, as far as I understand, the data remains intact without needing any battery.

Other special save memory

```
DS Vision (NDS cart with microSD slot... and maybe ALSO with EEPROM?) Warioware D.I.Y. (uses a single NAND FLASH chip for both 'ROM' and 'SAVE') (the warioware chip is marked "SAMSUNG 004, KLC2811ANB-P204, NTR-UORE-0") (the warioware PCB is marked "DI X-7 C17-01") and, a few games are said to have "Flash - 64 Mbit" save memory?
```

DSi Internal eMMC and External SD Card

DSi cartridges are usually (maybe always) having SD/MMC access disabled, so they must stick using EEPROM/FLASH chips inside of the cartridges (which is required for NDS compatibility anyways).

However, DSiware games (downloaded from DSi Shop) are allowed to save data on eMMC, using "private.sav" or "public.sav" files in their data folder. The size of that files is preset in cartridge header.

DS Cartridge I/O Ports

The Gamecard bus registers can be mapped to NDS7 or NDS9 via EXMEMCNT, see DS Memory Control

40001A0h - NDS7/NDS9 - AUXSPICNT - Gamecard ROM and SPI Control

```
0-1 SPI Baudrate
                         (0=4MHz/Default, 1=2MHz, 2=1MHz, 3=512KHz)
2-5 Not used
                         (always zero)
     SPI Hold Chipselect (0=Deselect after transfer, 1=Keep selected)
7
     SPI Busv
                         (0=Ready, 1=Busy) (presumably Read-only)
8-12 Not used
                         (always zero)
     NDS Slot Mode
                         (0=Parallel/ROM, 1=Serial/SPI-Backup)
13
     Transfer Ready IRO (0=Disable, 1=Enable) (for ROM, not for AUXSPI)
14
     NDS Slot Enable
                         (0=Disable, 1=Enable) (for both ROM and AUXSPI)
15
```

The "Hold" flag should be cleared BEFORE transferring the LAST data unit, the chipselect will be then automatically cleared after the transfer, the program should issue a WaitByLoop(12) on NDS7 (or longer on NDS9) manually AFTER the LAST transfer.

40001A2h - NDS7/NDS9 - AUXSPIDATA - Gamecard SPI Bus Data/Strobe (R/W)

The SPI transfer is started on writing to this register, so one must <write> a dummy value (should be zero) even when intending to <read> from SPI bus.

- 0-7 Data
- 8-15 Not used (always zero)

During transfer, the Busy flag in AUXSPICNT is set, and the written DATA value is transferred to the device (via output line), simultaneously data is received (via input line). Upon transfer completion, the Busy flag goes off, and the received value can be then read from AUXSPIDATA, if desired.

40001A4h - NDS7/NDS9 - ROMCTRL - Gamecard Bus ROMCTRL (R/W)

```
Bit
     Expl.
0-12 KEY1 gap1 length (0-1FFFh) (forced min 08F8h by BIOS) (leading gap)
     KEY2 encrypt data (0=Disable, 1=Enable KEY2 Encryption for Data)
       "SE" Unknown? (usually same as Bit13) (does NOT affect timing?)
14
     KEY2 Apply Seed (0=No change, 1=Apply Encryption Seed) (Write only)
15
16-21 KEY1 gap2 length (0-3Fh) (forced min 18h by BIOS) (200h-byte gap)
     KEY2 encrypt cmd (0=Disable, 1=Enable KEY2 Encryption for Commands)
     Data-Word Status (0=Busy, 1=Ready/DRQ) (Read-only)
24-26 Data Block size (0=None, 1..6=100h SHL (1..6) bytes, 7=4 bytes)
     Transfer CLK rate (0=6.7MHz=33.51MHz/5, 1=4.2MHz=33.51MHz/8)
28
     KEY1 Gap CLKs (0=Hold CLK High during gaps, 1=Output Dummy CLK Pulses)
     RESB Release Reset (0=Reset, 1=Release) (cannot be cleared once set)
            Unknown, maybe data-write? (usually 0) (read/write-able)
30
     Block Start/Status (0=Ready, 1=Start/Busy) (IRQ See 40001A0h/Bit14)
```

The cartridge header is booted at 4.2MHz CLK rate, and following transfers are then using ROMCTRL settings specified in cartridge header entries [060h] and [064h], which are usually using 6.7MHz CLK rate for the main data transfer phase (whereof, older MROM carts can actually transfer 6.7Mbyte/s, but newer 1T-ROM carts default to reading 200h-byte blocks with gap1=657h, thus reaching only 1.6Mbyte/s).

Transfer length of null, four, and 200h..4000h bytes are supported by the console, however, retail cartridges cannot cross 1000h-byte boundaries.

Default cart header entries

Older/Faster MROM

The romctrl values in cartheader[60h,64h] are okay, but the secure delay in [6Eh] is nonsense (should be zero).

Misdeclared MROM

Some carts like SystemFlaw and BiggestLoser are actually containing MROM chips despite of having 1T-ROM values in cart header (gap1=657h is making loading insane slow, gap2=01h causes errors on 1000h-byte blocks, and secure.clk=4.2MHz is slowing down secure area loading, combined with even slower secure area delay despite of not needing any delay for MROM).

As the cart header entries are wrong, some other detection is needed: This can be probably done by checking ChipID.bit31 (or otherwise by testing if 1000h-block reading works with gap1=01h, if so, then it's 1T-ROM).

Newer/Slower 1T-ROM

Actual 1T-ROM carts can be very slow, especially when using the insane cart header values and default firmware blocksize of 200h bytes which drops loading

speed from 6.7Mbytes/s to 1.6Mbyte/s (as workaround, use gap1=180h, blocksize=1000h, also secure area delay should be 400h, not D7Eh) (tested/working for CookingCoach, unknown if that timings work for all other carts).

NAND

Some cartridges are said to contain NAND memory, unknown if that's accessed with the normal ROM reading commands, and if so, with which timings.

Cart Reset

Reset flag in bit29 can be set once only (to release reset), the only way to clear the bit is power-off. However, there are some ways to issue resets:

- 1) On NDS: Manually eject/insert the cart (that won't affect bit29, but the cart will reset itself anyways upon power loss) (eject on DSi will power-off the cart slot).
- 2) If one of the two ROMCTRL registers (on ARM7 and ARM9) is still zero: Temporarily toggle ARM7/ARM9 cart access via EXMEMCNT on ARM9 side.
- 3) On DSi: If the 2nd cart slot ROMCTRL register (40021A4h) is still zero: Temporarily swap 1ns/2nd cart slot via SCFG_MC.bit15 on ARM7 side.
- 4) On DSi: Use SCFG_MC to toggle cart power off/on; this will actually reset bit29, the DSi firmware is actually using that method, but it's very slow (takes about 300ms, for the power-off wait, plus (unneccassary) hardcoded power-on delays).

40001A8h - NDS7/NDS9 - Gamecard bus 8-byte Command Out

The separate commands are described in the Cartridge Protocol chapter, however, once when the BIOS boot procedure has completed, one would usually only need command "B7aaaaaaaaa000000h", for reading data (usually 200h bytes) from address aaaaaaaah (which should be usually aligned by 200h).

```
0-7 1st Command Byte (at 40001A8h) (eg. B7h) (MSB)
8-15 2nd Command Byte (at 40001A9h) (eg. addr bit 24-31)
16-23 3rd Command Byte (at 40001AAh) (eg. addr bit 16-23)
24-31 4th Command Byte (at 40001ABh) (eg. addr bit 8-15) (when aligned=even)
32-39 5th Command Byte (at 40001ACh) (eg. addr bit 0-7) (when aligned=00h)
40-47 6th Command Byte (at 40001ADh) (eg. 00h)
48-57 7th Command Byte (at 40001AEh) (eg. 00h)
56-63 8th Command Byte (at 40001AFh) (eg. 00h)
```

Observe that the command/parameter MSB is located at the smallest memory location (40001A8h), ie. compared with the CPU, the byte-order is reversed.

4100010h - NDS7/NDS9 - Gamecard bus 4-byte Data In (R)

```
0-7 1st received Data Byte (at 4100010h)
8-15 2nd received Data Byte (at 4100011h)
16-23 3rd received Data Byte (at 4100012h)
24-31 4th received Data Byte (at 4100013h)
```

After sending a command, data can be read from this register manually (when the DRQ bit is set), or by DMA (with DMASAD=4100010h, Fixed Source Address, Length=1, Size=32bit, Repeat=On, Mode=DS Gamecard).

```
40001B0h - 32bit - NDS7/NDS9 - Encryption Seed 0 Lower 32bit (W)
40001B4h - 32bit - NDS7/NDS9 - Encryption Seed 1 Lower 32bit (W)
40001B8h - 16bit - NDS7/NDS9 - Encryption Seed 0 Upper 7bit (bit7-15 unused)
40001BAh - 16bit - NDS7/NDS9 - Encryption Seed 1 Upper 7bit (bit7-15 unused)
```

These registers are used by the NDS7 BIOS to initialize KEY2 encryption (and there's normally no need to change that initial settings). Writes to the Seed registers do not have direct effect on the internal encryption registers, until the Seed gets applied by writing "1" to ROMCTRL.Bit15.

For more info:

DS Encryption by Random Seed (KEY2)

Note: There are <separate> Seed registers for both NDS7 and NDS9, which can be applied by ROMCTRL on NDS7 and NDS9 respectively (however, once when applied to the internal registers, the new internal setting is used for <both> CPUs).

DS Cartridge NitroROM and NitroARC File Systems

The DS hardware, BIOS, and Firmware do NOT contain any built-in filesystem functions. The ARM9/ARM7 boot code (together max 3903KB), and Icon/Title information are automatically loaded on power-up.

Programs that require to load additional data from cartridge ROM may do that either by implementing whatever functions to translate filenames to ROM addresses, or by reading from ROM directly.

NitroROM

The NitroROM Filesystem is used by many NDS games (at least those that have been developed with Nintendo's tools). It's used for ROM Cartridges, and, on the DSi, it's also used for DSiWare games (in the latter case, NitroROM acts as a 2nd virtual filesystem inside of the DSi's FAT16 filesystem).

Aside from using filenames, NitroROM files can be alternately accessed via Overlay IDs (see later on below).

NitroARC (Nitro Archive)

NARC Files are often found inside of NitroROM Filesystems (ie. NARC is a second virtual filesystem, nested inside of the actual filesystem). The NARC Format is very similar to the NitroROM Format, but with additional Chunk Headers (instead of the Cartridge ROM Header).

```
... Optional Header (eq. compression header, or RSA signature)
         Chunk Name "NARC" (Nitro Archive)
000h 4
                                                             ;\
004h 2
         Byte Order (FFFEh)
006h 2
         Version (0100h)
                                                             : NARC
         File Size (from "NARC" ID to end of file)
008h 4
                                                             : Header
         Chunk Size (0010h)
00Ch 2
         Number of following chunks (0003h)
00Eh 2
         Chunk Name "BTAF" (File Allocation Table Block)
010h 4
                                                             ;\
         Chunk Size (including above chunk name)
014h 4
                                                             : File
         Number of Files
                                                             ; Allocation
018h 2
01Ah 2
         Reserved (0000h)
                                                             ; Table
01Ch ... FAT (see below)
         Chunk Name "BTNF" (File Name Table Block)
. . . 4
                                                             ;\
         Chunk Size (including above chunk name)
                                                             : File Name
... 4
```

File Allocation Table (FAT) (base/size defined in cart header)

Contains ROM addresses for up to 61440 files (File IDs 0000h and up).

```
Addr Size Expl.
```

```
00h 4 Start address (originated at IMG base) (0=Unused Entry) 04h 4 End address (Start+Len...-1?) (0=Unused Entry)
```

For NitroROM, addresses must be after Secure Area (at 8000h and up).

For NitroARC, addresses can be anywhere in the IMG area (at 0 and up).

Directories are fully defined in FNT area, and do not require FAT entries.

File Name Table (FNT) (base/size defined in cart header)

Consists of the FNT Directory Table, followed by one or more FNT Sub-Tables.

To interprete the directory tree: Start at the 1st Main-Table entry, which is referencing to a Sub-Table, any directories in the Sub-Table are referencing to Main-Table entries, which are referencing to further Sub-Tables, and so on.

FNT Directory Main-Table (base=FNT+0, size=[FNT+06h]*8)

```
Consists of a list of up to 4096 directories (Directory IDs F000h and up). Addr Size Expl.
```

```
00h 4 Offset to Sub-table (originated at FNT base)
```

04h 2 ID of first file in Sub-table (0000h..EFFFh)

For first entry (ID F000h, root directory):

06h 2 Total Number of directories (1..4096)

Further entries (ID F001h..FFFFh, sub-directories):

06h 2 ID of parent directory (F000h..FFFEh)

FNT Sub-tables (base=FNT+offset, ends at Type/Length=00h)

Contains ASCII names for all files and sub-directories within a directory.

```
Addr Size Expl. 00h 1 Type/Length
```

```
01h..7Fh File Entry (Length=1..127, without ID field)
81h..FFh Sub-Directory Entry (Length=1..127, plus ID field)
00h End of Sub-Table
```

80h Reserved
01h LEN File or Sub-Directory Name, case-sensitive, without any ending zero, ASCII 20h..7Eh, except for characters \/?"<>*:;|

Below for Sub-Directory Entries only:

LEN+1 2 Sub-Directory ID (F001h..FFFFh); see FNT+(ID AND FFFh)*8 File Entries do not have above ID field. Instead, File IDs are assigned in incrementing order (starting at the "First ID" value specified in the Directory Table).

ARM9 and ARM7 Overlay Tables (OVT) (base/size defined in cart header)

Somehow related to Nintendo's compiler, allows to assign compiler Overlay IDs to filesystem File IDs, and to define additional information such like load addresses.

```
Addr Size Expl.
00h 4
         Overlay ID
04h 4
         RAM Address ; Point at which to load
08h 4
         RAM Size
                     ;Amount to load
0Ch 4
         BSS Size :Size of BSS data region
         Static initialiser start address
10h 4
         Static initialiser end address
14h 4
18h 4
         File ID (0000h..EFFFh)
1Ch 4
         Reserved (zero)
```

Cartridge Header

The base/size of FAT, FNT, OVT areas is defined in cartridge header, DS Cartridge Header

DS Cartridge PassMe/PassThrough

PassMe is an adapter connected between the DS and an original NDS cartridge, used to boot unencrypted code from a flash cartridge in the GBA slot, it replaces the following entries in the original NDS cartridge header:

```
Addr Siz Patch
004h 4 E59FF018h ;opcode LDR PC,[027FFE24h] at 27FFE04h
01Fh 1 04h ;set autostart bit
022h 1 01h ;set ARM9 rom offset to nn01nnnnh (above secure area)
024h 4 027FFE04h ;patch ARM9 entry address to endless loop
034h 4 080000C0h ;patch ARM7 entry address in GBA slot
15Eh 2 nnnnh ;adjust header crc16
```

After having verified the encrypted chip IDs (from the original cartridge), the console thinks that it has successfully loaded a NDS cartridge, and then jumps to the (patched) entrypoints.

GBA Flashcard Format

Although the original PassMe requires only the entrypoint, PassMe programs should additionally contain one (or both) of the ID values below, allowing firmware patches to identify & start PassMe games without real PassMe hardware.

```
0A0h GBA-style Title ("DSBooter")
0ACh GBA-style Gamecode ("PASS")
```

0C0h ARM7 Entrypoint (32bit ARM code)
Of course, that applies only to early homebrew programs, newer games should use normal NDS cartridge headers.

ARM9 Entrypoint

The GBA-slot access rights in the EXMEMCNT register are initially assigned to the ARM7 CPU, so the ARM9 cannot boot from the flashcard, instead it is switched into an endless loop in Main RAM (which contains a copy of the cartridge header at 27FFE00h and up). The ARM7 must thus copy ARM9 code to Main RAM, and then set the ARM9 entry address by writing to [027FFE24h].

DS Cartridge GBA Slot

Aside from the 17-pin NDS slot, the DS also includes a 32-pin GBA slot. This slot is used for GBA backwards compatibility mode. Additionally, in DS mode, it can be as expansion port, or for importing data from GBA games.

NDS: Normal 32pin slot

DS Lite: Short 32pin slot (GBA cards stick out)

DSi: N/A (dropped support for GBA carts, and for DS-expansions)

In DS mode, ROM, SRAM, FLASH backup, and whatever peripherals contained in older GBA cartridges can be accessed (almost) identically as in GBA mode, GBA Cartridges

Addressing

In DS mode, only one ROM-region is present at 8000000h-9FFFFFFh (ie. without the GBA's mirrored WS1 and WS2 regions at A000000h-DFFFFFFh). The expansion region (for SRAM/FLASH/etc) has been moved from E000000h-E00FFFh (GBA-mode) to A000000h-A00FFFh (DS-mode).

Timings

GBA timings are specified as "waitstates" (excluding 1 access cycle), NDS timings are specified as (total) "access time". And, the NDS bus-clock is twice as fast as for GBA. So, for "N" GBA waitstates, the NDS access time should be "(N+1)*2". Timings are controlled via NDS EXMEMCNT instead GBA WAITCNT,

DS Memory Control - Cartridges and Main RAM

GBA EEPROM

EEPROMs in GBA carts cannot be accessed in DS mode. The EEPROMs should be accessed with 8 waits on GBA, ie. 18 cycles on NDS on both 1st/2nd access. But, 2nd access is restricted to max 6 cycles in NDS mode, which is ways too fast.

DS Cart Rumble Pak

DS Rumble Option Pak

The Rumble Pak comes bundled with Metroid Prime Pinball. It contains a small actuator made by ALPS to make it rumble. The original device (NTR-008) is sized like a normal GBA cartridge, and there's also shorter variant for the DS-Lite (USG-006).

The rumble pak is pretty simple internally, it only wires up to a few pins on the GBA Cartridge Port:

```
VCC, GND, /WR, AD1, and IRQ (grounded)
```

AD1 runs into a little 8 pin chip, which is probably just a latch on the rising edge of /WR. A line runs from this chip to a transistor that is directly connected to the actuator. The only other chip on the board is a 5 pin jobber, probably a power component.

For detection, AD1 seems to be pulled low when reading from it, the other AD lines are open bus (containing the halfword address), so one can do:

```
for i=0 to 0FFFh
  if halfword[8000000h+i*2]<>(i and FFFDh) then <not_a_ds_rumble_pak>
next i
```

The actuator doesn't have an on/off setting like a motor, it rumbles when you switch it between the two settings. Switch frequently for a fast rumble, and fairly slowly for more of a 'tick' effect. That should be done via timer irg:

```
rumble_state = rumble_state xor 0002h
halfword[8000000h]=rumble state
```

Unknown if one of the two states has higher power-consumption than the other, ie. if it's a "pull/release" mechanism, if so, then disabling rumble should be done by using the "release" state, which would be AD1=0, or AD1=1...?

Note: The v3 firmware can detect the Rumble Pak as an option pak, but it does not provide an enable/disable rumble option in the alarm menu.

Other DS Rumble device

There's also another DS add-on with rumble. That device uses AD8 (instead AD1) to control rumble, and, it's using a classic motor (ie. it's rumbling while and as long as the latched AD8 value is "1").

DS Cart Slider with Rumble

GBA Rumble Carts

There are also a few GBA games that contain built-in Rumble, and which could be used by NDS games as well. To be user friendly, best support both types. GBA Cart Rumble

DS Cart Slider with Rumble

Add-on device for the japanese title Magukiddo. The optical sensor is attached underneath of the console (connected to the GBA slot). The sensor is an Agilent ADNS-2030 Low Power Optical Mouse Sensor (16pin DIP chip with built-in optical sensor, and external LED light source) with two-wire serial bus (CLK and DTA).

ADNS-2030 Registers (write 1 byte index, then read/write 1 byte data)

```
Index (Bit7=Direction; 0=Read, 1=Write):
    00h Product_ID (R) (03h)
    01h Revision_ID (R) (10h=Rev. 1.0) (20h=Used in DS-option-pak)
```

```
02h Motion/Status Flags (R)
 03h Delta X (R) (signed 8bit) (automatically reset to 00h after reading)
 04h Delta Y (R) (signed 8bit) (automatically reset to 00h after reading)
 05h SQUAL (R) (surface quality) (unsigned 8bit)
 06h Average Pixel (R) (unsigned 6bit, upper 2bit unused)
 07h Maximum Pixel (R) (unsigned 6bit, upper 2bit unused)
 08h Reserved
 09h Reserved
 OAh Configuration bits (R/W)
 OBh Reserved
 OCh Data Out Lower (R)
 ODh Data Out Upper (R)
 0Eh Shutter Lower (R)
 OFh Shutter Upper (R)
 10h Frame Period Lower (R/W)
 11h Frame Period Upper (R/W)
Motion/Status Flags:
 7 Motion since last report or PD (0=None, 1=Motion occurred)
 6 Reserved
 5 LED Fault detected (0=No fault, 1=Fault detected)
 4 Delta Y Overflow (0=No overflow, 1=Overflow occured)
 3 Delta X Overflow (0=No overflow, 1=Overflow occured)
 2 Reserved
 1 Reserved
 0 Resolution in counts per inch (0=400, 1=800)
Configuration bits:
 7 Reset Power up defaults (W) (0=No, 1=Reset)
 6 LED Shutter Mode (0=LED always on, 1=LED only on when shutter is open)
 5 Self Test (W) (0=No, 1=Perform all self tests)
 4 Resolution in counts per inch (0=400, 1=800)
 3 Dump 16x16 Pixel bitmap (0=No, 1=Dump via Data Out ports)
 2 Reserved
 1 Reserved
 0 Sleep Mode (0=Normal/Sleep after 1 second, 1=Always awake)
                      174273
 /WR -----> ICLK
 AD2 power control ---> |D2 \quad 02|--->
 AD8 rumble on/off ---> |D? | 0?|---> +-| /
```

7400 Quad NAND Gate, 74273 8bit Latch

AD0 Optical Sensor Serial Data (0=Low, 1=High)

AD1 Optical Sensor Serial Clock (0=Low, 1=High)

AD2 Optical Sensor Power (0=Off, 1=On)

AD3 Optical Sensor Serial Direction (0=Read, 1=Write)

AD8 Rumble Motor (0=Off, 1=On)

Thanks: Daniel Palmer

DS Cart Expansion RAM

DS Memory Expansions

There are several RAM expansions for the NDS. The RAM cartridge connects to the GBA slot; can can be then accessed from cartridges in the DS slot.

Opera (8MB RAM) (official RAM expansion for Opera browser)

EZ3/4/3-in-1 (8-16MB RAM, plus FLASH, plus rumble)

Supercard (32MB) M3 (32MB) G6 (32MB)

The recommended access time (waitstates) for all memory types is unknown. Unknown which programs do use these expansions for which purposes (aside from the Opera browser).

Thanks to Rick "Lick" Wong for info on detection and unlocking.

Opera / DS Memory Expansion Pak (NTR-011 or USG-007)

```
base=9000000h, size=800000h (8MB)
unlock=1, lock=0
STRH [8240000h],lock/unlock
```

$\mathbf{E}\mathbf{Z}$

```
base=8400000h, size=VAR (8MB..16MB) locking/unlocking/detection see below
```

Supercard

base=8000000h, size=1FFFFFEh (32MB minus last two bytes?)

```
unlock=5 (RAM RW), lock=3 (MEDIA)
  STRH [9FFFFFEh], A55Ah
  STRH [9FFFFFEh], A55Ah
  STRH [9FFFFFEh],lock/unlock
  STRH [9FFFFFEh],lock/unlock
M3
  base=8000000h, size=2000000h (32MB)
  unlock=00400006h, lock=00400003h
  LDRH Rd, [8E00002h]
  LDRH Rd, [800000Eh]
  LDRH Rd,[8801FFCh]
  LDRH Rd, [800104Ah]
  LDRH Rd, [8800612h]
  LDRH Rd.[8000000h]
  LDRH Rd, [8801B66h]
  LDRH Rd, [8000000h+(lock/unlock)*2]
  LDRH Rd, [800080Eh]
  LDRH Rd, [8000000h]
  LDRH Rd, [80001E4h]
  LDRH Rd, [80001E4h]
  LDRH Rd, [8000188h]
  LDRH Rd, [8000188h]
G6
  base=8000000h, size=2000000h (32MB)
  unlock=6, lock=3
  LDRH Rd, [9000000h]
  LDRH Rd, [9FFFFE0h]
  LDRH Rd, [9FFFFECh]
  LDRH Rd, [9FFFFECh]
  LDRH Rd, [9FFFFECh]
  LDRH Rd, [9FFFFFCh]
  LDRH Rd, [9FFFFFCh]
  LDRH Rd, [9FFFFFCh]
  LDRH Rd, [9FFFF4Ah]
  LDRH Rd, [9FFFF4Ah]
  LDRH Rd, [9FFFF4Ah]
  LDRH Rd, [9200000h+(lock/unlock)*2]
  LDRH Rd, [9FFFFF0h]
  LDRH Rd, [9FFFFE8h]
```

Detection

```
For EZ, detection works as so:
ez ram test: ;Based on DSLinux Amadeus' detection
 ez subfunc(9880000h,8000h) ;-SetRompage (OS mode)
 ez_subfunc(9C40000h,1500h) ;-OpenNorWrite
  [08400000h]=1234h
                             ; test writability at 8400000h
 if [08400000h]=1234h
                             ; and non-writability at 8000000h
    [8000000h]=4321h
   if [8000000h]<>4321h
      return true
 ez subfunc(9C40000h,D200h) ;CloseNorWrite
 ez subfunc(9880000h,0160h) ;SetRompage (0160h)
 ez subfunc(9C40000h,1500h); OpenNorWrite
  [8400000h]=1234h
 if [8400000h]=1234h
                             ; test writability at 8400000h
    return true
                             :-failed
 return false
 ez subfunc(addr,data):
 STRH [9FE0000h],D200h
 STRH [8000000h], 1500h
 STRH [8020000h], D200h
 STRH [8040000h],1500h
 STRH [addr],data
 STRH [9FC0000h],1500h
```

For all other types (everything except EZ), simply verify that you can write (when unlocked), and that you can't (when locked).

DS Cart Unknown Extras

DS Cartridges with built-in Infrared Port

Some NDS and DSi games (those with NTR-Ixxx or TWL-Ixxx gamecodes) contain built-in Infrared ports; used to communicate with pedometers.

The IR-port is accessed via certain SPI bus commands; that bus is also shared to access FLASH memory via other commands.

The FLASH chip seems to return a nonsense chip ID (maybe the cartridge is using uncommon FLASH memory, or maybe the ID command is redirected to the IR-port hardware).

The ROM chip does also respond with an uncommon ID (with one special bit set, which is possibly indicating the presenence of the IR-hardware) (maybe the IR-port is contained in the ROM chip, or maybe the SPI-bus sharing is handled inside of the ROM chip.

The IR-related SPI commands are mostly unknown. Except that: command 08h should return 55h (or some other non-FFh value), otherwise the game won't work in emulators; this might be some IR-status byte.

DS Cartridges with NAND memory

Some NDS games (eg. Warioware D.I.Y.) contain NAND memory, this memory contains both the game and save memory (normal NDS games contain separate

ROM and FLASH/EEPROM chips for that purposes) (the advantage is that NAND allows more storage than the usual FLASH chips). The Warioware D.I.Y. PCB is marked "DI X-7 C17-01", and it does contain only one single chip, marked "SAMSUNG 004, KLC2811ANB-P204, NTR-UORE-0"

That NAND chip connects directly to the NDS parallel bus (the serial SPI chipselect is left unconnected). Unknown how to write to the chip, and unknown if certain regions are write-protected.

DS Cartridges with built-in MicroSD Card Slot

The DS Vision cartridge contains a built-in microSD card slot. Users can download videos from internet (against a few), store the videos on microSD cards, and then view them on the NDS via DS Vision cartridge.

Unknown how the microSD is accessed; via parallel 'ROM' bus and/or via serieal SPI bus; by which commands? Also unknown if the thing contains built-in video decoder hardware, or if videos are decoded on ARM cpus.

DS Cart Cheat Action Replay DS

The first commercial DS cheat code solution, this device was developed by Datel. It supports swapping out cartridges after loading the AR software. For updating, the user may either manually enter codes or use the included proprietary USB cable that comes with the device. The user has been able to manually update codes since firmware version 1.52.

Action Replay DS Codes

```
ABCD - NNNNNNNN
                    Game ID ; ASCII Gamecode [00Ch] and CRC32 across [0..1FFh]
00000000 XXXXXXXX
                    manual hook codes (rarely used) (default is auto hook)
0XXXXXXX YYYYYYYY
                    word[XXXXXXX+offset] = YYYYYYYY
1XXXXXXX 0000YYYY
                    half[XXXXXXX+offset] = YYYY
2XXXXXXX 000000YY
                    bvte[XXXXXXX+offset] = YY
3XXXXXXX YYYYYYYY
                    IF YYYYYYY > word[XXXXXXX]
                                                   ;unsigned
4XXXXXXX YYYYYYYY
                    IF YYYYYYY < word[XXXXXXX]</pre>
                                                   :unsigned
                                                                 ; for v1.54,
5XXXXXXX YYYYYYYY
                    IF YYYYYYY = word[XXXXXXX]
                                                                 ; when X=0,
6XXXXXXX YYYYYYYY
                    IF YYYYYYYY <> word[XXXXXXX]
                                                                 ; uses
7XXXXXXX ZZZZYYYY
                    IF YYYY > ((not ZZZZ) AND half[XXXXXXX])
                                                                 : [offset]
8XXXXXXX ZZZZYYYY
                    IF YYYY < ((not ZZZZ) AND half[XXXXXXX])</pre>
                                                                 ; instead of
9XXXXXXX ZZZZYYYY
                    IF YYYY = ((not ZZZZ) AND half[XXXXXXX])
                                                                 ; [XXXXXXX]
                    IF YYYY <> ((not ZZZZ) AND half[XXXXXXX])
AXXXXXXX ZZZZYYYY
BXXXXXXX 00000000
                    offset = word[XXXXXXX+offset]
                    FOR loopcount=0 to YYYYYYYY ;execute Y+1 times
C0000000 YYYYYYYY
                    offset = address of the C4000000 code
C400000 00000000
                                                                      ;v1.54
                    counter=counter+1, IF (counter AND YYYY) = XXXX;v1.54
C5000000 XXXXYYYY
C6000000 XXXXXXXX
                    [XXXXXXXX]=offset
                                                                      ; v1.54
D0000000 00000000
                    ENDIF
                    NEXT loopcount
D1000000 00000000
```

```
NEXT loopcount, and then FLUSH everything
D2000000 00000000
D3000000 XXXXXXXX
                    offset = XXXXXXXXX
D4000000 XXXXXXXX
                    datareg = datareg + XXXXXXXX
D5000000 XXXXXXXX
                    datareg = XXXXXXXX
D6000000 XXXXXXXX
                    word[XXXXXXX+offset]=datareg, offset=offset+4
D7000000 XXXXXXXX
                    half[XXXXXXX+offset]=datareg, offset=offset+2
D8000000 XXXXXXXX
                    byte[XXXXXXX+offset]=datareg, offset=offset+1
                    datareg = word[XXXXXXXX+offset]
D9000000 XXXXXXXX
                    datareg = half[XXXXXXXX+offset]
DA000000 XXXXXXXX
                    datareg = byte[XXXXXXXX+offset] ;bugged on pre-v1.54
DB000000 XXXXXXXX
DC000000 XXXXXXXX
                    offset = offset + XXXXXXXX
                    Copy YYYYYYY parameter bytes to [XXXXXXXX+offset...]
EXXXXXXX YYYYYYYY
44332211 88776655
                    parameter bytes 1..8 for above code (example)
0000AA99 00000000
                    parameter bytes 9..10 for above code (padded with 00s)
FXXXXXXX YYYYYYYY
                    Copy YYYYYYYY bytes from [offset..] to [XXXXXXX...]
```

IF/ENDIF can be nested up to 32 times. FOR/NEXT cannot be nested, any FOR statement does forcefully terminate any prior loop. FOR does backup the current IF condidition flags, and NEXT does restore these flags, so ENDIF(s) aren't required inside of the loop. The NEXT+FLUSH command does (after finishing the loop) reset offset=0, datareg=0, and does clear all condition flags, so further ENDIF(s) aren't required after the loop.

Before v1.54, the DB000000 code did accidently set offset=offset+XXXXXXX after execution of the code. For all word/halfword accesses, the address should be aligned accordingly. For the COPY commands, addresses should be aligned by four (all data is copied with ldr/str, except, on odd lengths, the last 1..3 bytes do use ldrb/strb).

offset, datareg, loopcount, and counter are internal registers in the action replay software.

- > The condition register is checked, for all code types
- > but the D0, D1 and D2 code type

Makes sense.

- > and for the C5 code type it's checked AFTER the counter has
- > been incremented (so the counter is always incremented

I love that exceptions ;-)

Hook

The hook codes consist of a series of nine 00000000 XXXXXXXXX codes, and must be marked as (M) code (for not being confused with normal 0XXXXXXX YYYYYYYYY codes). For all nine codes, the left 32bit are actually don't care (but should be zero), the meaning of the right 32bit varies from 1st to 9th code.

```
1st: Address used prior to launching game (eg. 23xxxxxh)
```

2nd: Address to write the hook at (inside the ARM7 executable)

3rd: Hook final address (huh?)

4th: Hook mode selection (0=auto, 1=mode1, 2=mode2)

5th: Opcode that replaces the hooked one (eg. E51DE004h)

6th: Address to store important stuff (default 23FE000h)

7th: Address to store the code handler (default 23FE074h)

```
8th: Address to store the code list (default 23FE564h) 9th: Must be 1 (00000001h)
```

For most games, the AR does automatically hook code on the ARM7. Doing that automatically is nice, but hooking ARM7 means that there is no access to VRAM, TCM and Cache, which <might> cause problems since efficient games <should> store all important data in TCM or Cache (though, in practice, I'd doubt that any existing NDS games are that efficient).

Thanks

To Kenobi and Dualscreenman from Kodewerx for above ARDS cheat info.

DS Cart Cheat Codebreaker DS

This is Pelican's entry into the DS cheat-device industry. It supports swapping out the cartridges, and alternately, also gives the user the option of connecting another gamecard onto it. For updating, the user may either manually enter codes, or use Wifi to connect to the Codebreaker update site (that updating will overwrite all manually entered codes though).

Codebreaker DS Codes

```
---Initialization---
0000CR16 GAMECODE
                                    Specify Game ID, use Encrypted codes
8000CR16 GAMECODE
                                    Specify Game ID, use Unencrypted codes
BEEFCODE XXXXXXXX
                                    Change Encryption Keys
A0XXXXXX YYYYYYYY
                                    Bootup-Hook 1, X=Address, Y=Value
                                    Bootup-Hook 2, X=Address, Y=Value
A8XXXXXX YYYYYYYY
F0XXXXXX TYYYYYYY
                         Code-Hook 1 (T=Type,Y=CheatEngineAddr,X=HookAddr)
F8XXXXXX TPPPPPP
                         Code-Hook 2 (T=Type, X=CheatEngineHookAddr, P=Params)
---General codes---
00XXXXXX 000000YY
                                    [X]=YY
                                    [X]=YYYY
10XXXXXX 0000YYYY
20XXXXXX YYYYYYYY
                                    60XXXXXX 000000YY ZZZZZZZZ 00000000
                                   [[X]+Z]=YY
60XXXXXX 0000YYYY ZZZZZZZZ 10000000
                                    [[X]+Z]=YYYY
60XXXXXX YYYYYYYY ZZZZZZZZ 20000000 [[X]+Z]=YYYYYYYY
                                    [X]=[X] + YY
30XXXXXX 000000YY
                                    [X]=[X] + YYYY
30XXXXXX 0001YYYY
38XXXXXX YYYYYYYY
                                    70XXXXXX 000000YY
                                    [X]=[X] OR YY
70XXXXXX 001000YY
                                    [X]=[X] AND YY
70XXXXXX 002000YY
                                    [X]=[X] XOR YY
70XXXXXX 0001YYYY
                                    [X]=[X] OR YYYY
70XXXXXX 0011YYYY
                                    [X]=[X] AND YYYY
70XXXXXX 0021YYYY
                                    [X]=[X] XOR YYYY
```

```
---Memory fill/copy---
  40XXXXXX 2NUMSTEP 000000YY 000000ZZ
                                       byte[X+(0..NUM-1)*STEP*1]=Y+(0..NUM-1)*Z
                                       half[X+(0..NUM-1)*STEP*2]=Y+(0..NUM-1)*Z
  40XXXXXX 1NUMSTEP 0000YYYY 0000ZZZZ
                                       word[X+(0..NUM-1)*STEP*4]=Y+(0..NUM-1)*Z
  40XXXXXX ONUMSTEP YYYYYYYY ZZZZZZZZ
                                       copy Y bytes from [X] to [Z]
  50XXXXXX YYYYYYYY ZZZZZZZZ 00000000
  ---Conditional codes (bugged)---
  60XXXXXX 000000YY ZZZZZZZZ 01c100VV
                                       IF [[X]+Z] .. VV
                                                          THEN [[X]+Z]=YY
  60XXXXXX 000000YY ZZZZZZZZ 01c0VVVV
                                       IF [[X]+Z] .. VVVV THEN [[X]+Z]=YY
  60XXXXXX 0000YYYY ZZZZZZZZ 11c100VV
                                       IF [[X]+Z] .. VV
                                                          THEN [[X]+Z]=YYYY
  60XXXXXX 0000YYYY ZZZZZZZZ 11c0VVVV
                                       IF [[X]+Z] .. VVVV THEN [[X]+Z]=YYYY
 60XXXXXX YYYYYYYY ZZZZZZZZ 21c100VV IF [[X]+Z] .. VV
                                                          THEN [[X]+Z]=YYYYYYYY
 60XXXXXX YYYYYYYY ZZZZZZZZ 21c0VVVV IF [[X]+Z] .. VVVV THEN [[X]+Z]=YYYYYYYY
  ---Conditional codes (working)---
  D0XXXXXX NNc100YY
                                       IF [X] .. YY THEN exec max(1,NN) lines
  D0XXXXXX NNc0YYYY
                                       IF [X] .. YYYY THEN exec max(1,NN) lines
The condition digits (c=0..7), have the following functions:
  0 IF [mem] = imm THEN ...
                                          4 \text{ IF ([mem] AND imm)} = 0
                                                                      THEN ...
  1 IF [mem] <> imm THEN ...
                                          5 IF ([mem] AND imm) <> 0
                                                                      THEN ...
  2 IF [mem] < imm THEN ... (unsigned) 6 IF ([mem] AND imm) = imm THEN ...
  3 IF [mem] > imm THEN ... (unsigned) 7 IF ([mem] AND imm) <> imm THEN ...
Notes
  GAMECODE Cartridge Header[00Ch] (32bit in reversed byte-order)
  CR16
            Cartridge Header[15Eh] (16bit in normal byte-order)
            27bit addr (actually 7 digits, XXXXXXX, overlaps 5bit code number)
  XXXXXX
```

The "bugged" conditional codes (60XXXXXXX) are accidently skipping NN lines when the condition is false, where NN is taken from the upper 8bit of the code's last 32bit values (ie. exactly as for the D0XXXXXX codes). For byte-writes, that would be NN=01h, which can be eventually dealt with, although there may be compatibility problems which future versions that might fix that bug. For halfword/word writes, NN would be 11h or 21h, so that codes are about totally unusable.

Codebreaker DS / Encrypted Codes

The overall "address value" decryption works like so: for i=4Fh to 00h

```
y=77628ECFh
if i>13h then y=59E5DC8Ah
if i>27h then y=054A7818h
if i>38h then y=B1BF0855h
address = (Key0-value) xor address
value = value - Key1 - (address ror 1Bh)
address = (address xor (value + y)) ror 13h
if (i>13h) then
if (i<=27h) or (i>38h) then x=Key2 xor Key1 xor Key0
else x=((Key2 xor Key1) and Key0) xor (Key1 and Key2)
value=value xor (x+y+address)
```

```
x = Secure[((i*4+00h)) and FCh)+000h]
      x = Secure[((i*4+34h) and FCh)+100h] xor x
      x = Secure[((i*4+20h) and FCh)+200h] xor x
      x = Secure[((i*4+08h) and FCh)+300h] xor x
      address = address - (x ror 19h)
  next i
Upon startup, the initial key settings are:
  Secure[0..7FFh] = Copy of the ENCRYPTED 1st 2Kbytes of the game's Secure Area
  Key0 = 0C2EAB3Eh, Key1 = E2AE295Dh, Key2 = E1ACC3FFh, Key3 = 70D3AF46h
  scramble keys
Upon BEEFC0DE XXXXXXXX, the keys get changed like so:
 Kev0 = Key0 + (XXXXXXXX ror 1Dh)
  Key1 = Key1 - (XXXXXXXX ror 05h)
  Key2 = Key2 xor (Key3 xor Key0)
  Key3 = Key3 xor (Key2 - Key1)
  scramble keys
The above scramble keys function works like so:
  for i=0 to FFh
    v = bvte(xlat table[i])
    Secure[i*4+000h] = (Secure[i*4+000h] xor Secure[y*4]) + Secure[y*4+100h]
    Secure[i*4+400h] = (Secure[i*4+400h] \times or Secure[y*4]) - Secure[y*4+200h]
  next i
  for i=0 to 63h
    Key0 = Key0 xor (Secure[i*4] + Secure[i*4+190h])
    Key1 = Key1 \times (Secure[i*4] + Secure[i*4+320h])
    Key2 = Key2 \times (Secure[i*4] + Secure[i*4+4B0h])
    Key3 = Key3 \times (Secure[i*4] + Secure[i*4+640h])
  next i
  Kev0 = Kev0 - Secure[7D0h]
  Key1 = Key1 xor Secure[7E0h]
 Kev2 = Kev2 + Secure[7F0h]
  Key3 = Key3 xor Secure[7D0h] xor Secure[7F0h]
the xlat table consists of 256 fixed 8bit values:
  34h, 59h, 00h, 32h, 7Bh, D3h, 32h, C9h, 9Bh, 77h, 75h, 44h, E0h, 73h, 46h, 06h
  0Bh,88h,B3h,3Eh,ACh,F2h,BAh,FBh,2Bh,56h,FEh,7Ah,90h,F7h,8Dh,BCh
  8Bh, 86h, 9Ch, 89h, 00h, 19h, CDh, 4Ch, 54h, 30h, 01h, 93h, 30h, 01h, FCh, 36h
  4Dh, 9Fh, FDh, D7h, 32h, 94h, AEh, BCh, 2Bh, 61h, DFh, B3h, 44h, EAh, 8Bh, A3h
  2Bh,53h,33h,54h,42h,27h,21h,DFh,A9h,DDh,C0h,35h,58h,EFh,8Bh,33h
  B4h, D3h, 1Bh, C7h, 93h, AEh, 32h, 30h, F1h, CDh, A8h, 8Ah, 47h, 8Ch, 70h, 0Ch
  17h, 4Eh, 0Eh, A2h, 85h, 0Dh, 6Eh, 37h, 4Ch, 39h, 1Fh, 44h, 98h, 26h, D8h, A1h
 B6h, 54h, F3h, AFh, 98h, 83h, 74h, 0Eh, 13h, 6Eh, F4h, F7h, 86h, 80h, ECh, 8Eh
  EEh, 4Ah, 05h, A1h, F1h, EAh, B4h, D6h, B8h, 65h, 8Ah, 39h, B3h, 59h, 11h, 20h
 B6h, BBh, 4Dh, 88h, 68h, 24h, 12h, 9Bh, 59h, 38h, 06h, FAh, 15h, 1Dh, 40h, F0h
  01h,77h,57h,F5h,5Dh,76h,E5h,F1h,51h,7Dh,B4h,FAh,7Eh,D6h,32h,4Fh
```

```
0Eh, C8h, 61h, C1h, EEh, FBh, 2Ah, FCh, ABh, EAh, 97h, D5h, 5Dh, E8h, FAh, 2Ch 06h, CCh, 86h, D2h, 8Ch, 10h, D7h, 4Ah, CEh, 8Fh, EBh, 03h, 16h, ADh, 84h, 98h F5h, 88h, 2Ah, 18h, ACh, 7Fh, F6h, 94h, FBh, 3Fh, 00h, B6h, 32h, A2h, ABh, 28h 64h, 5Ch, 0Fh, C6h, 23h, 12h, 0Ch, D2h, BAh, 4Dh, A3h, F2h, C9h, 86h, 31h, 57h 0Eh, F8h, ECh, E1h, A0h, 9Ah, 3Ch, 65h, 17h, 18h, A0h, 81h, D0h, DBh, D5h, AEh all used operations are unsigned 32bit integer.
```

Thanks

To Kenobi and Dualscreenman from Kodewerx for above CBDS cheat info.

DS Encryption by Gamecode/Idcode (KEY1)

KEY1 - Gamecode / Idcode Encryption

The KEY1 encryption relies only on the gamecode (or firmware idcode), it does not contain any random components. The fact that KEY1 encrypted commands appear random is just because the <unencrypted> commands contain random values, so the encryption result looks random.

KEY1 encryption is used for KEY1 encrypted gamecart commands (ie. for loading the secure area). It is also used for resolving the extra decryption of the first 2K of the secure area, and for firmware decryption, and to decode some encrypted values in gamecart/firmware header.

Initial Encryption Values

```
Below formulas can be used only with a copy of the 1048h-byte key tables from NDS/DSi BIOS. The values can be found at:
```

```
NDS.ARM7 ROM: 00000030h..00001077h (values 99 D5 20 5F ..) Blowfish/NDS-mode DSi.ARM9 ROM: FFFF99A0h..FFFFA9E7h (values 99 D5 20 5F ..) ""
DSi.TCM Copy: 01FFC894h..01FFD8DBh (values 99 D5 20 5F ..) ""
DSi.ARM7 ROM: 0000C6D0h..0000D717h (values 59 AA 56 8E ..) Blowfish/DSi-mode DSi.RAM Copy: 03FFC654h..03FFD69Bh (values 59 AA 56 8E ..) ""
DSi.Debug: (stored in launcher) (values 69 63 52 05 ..) Blowfish/DSi-debug
```

The DSi ROM sections are disabled after booting, but the RAM/TCM copies can be dumped (eg. with some complex main memory hardware mods, or via unlaunch exploit). The DSi.Debug key is stored in launcher, and it's used when SCFG OP is nonzero (as so on debugging on hardware).

encrypt_64bit(ptr) / decrypt_64bit(ptr)

```
Y=[ptr+0]

X=[ptr+4]

FOR I=0 TO 0Fh (encrypt), or FOR I=11h TO 02h (decrypt)

Z=[keybuf+I*4] XOR X

X=[keybuf+048h+((Z SHR 24) AND FFh)*4]

X=[keybuf+448h+((Z SHR 16) AND FFh)*4] + X

X=[keybuf+848h+((Z SHR 8) AND FFh)*4] XOR X

X=[keybuf+C48h+((Z SHR 0) AND FFh)*4] + X
```

```
X=Y XOR X
    Y=Z
  NEXT I
  [ptr+0]=X XOR [keybuf+40h] (encrypt), or [ptr+0]=X XOR [keybuf+4h] (decrypt)
  [ptr+4]=Y XOR [keybuf+44h] (encrypt), or [ptr+4]=Y XOR [keybuf+0h] (decrypt)
apply keycode(modulo)
  encrypt 64bit(keycode+4)
  encrypt 64bit(keycode+0)
  [scratch]=00000000000000000h
                                 ;S=0 (64bit)
                                 ;xor with reversed byte-order (bswap)
  FOR I=0 TO 44h STEP 4
    [keybuf+I]=[keybuf+I] XOR bswap 32bit([keycode+(I MOD modulo)])
  NFXT T
  FOR I=0 TO 1040h STEP 8
    encrypt 64bit(scratch)
                                 :encrypt S (64bit) by keybuf
    [\text{keybuf+I+0}] = [\text{scratch+4}]
                                 ;write S to keybuf (first upper 32bit)
                                 :write S to keybuf (then lower 32bit)
    [kevbuf+I+4]=[scratch+0]
  NEXT I
init kevcode(idcode,level,modulo,kev)
  if key=nds then copy [nds arm7bios+0030h..1077h] to [keybuf+0..1047h]
  if key=dsi then copy [dsi arm7bios+C6D0h..D717h] to [keybuf+0..1047h]
  [keycode+0]=[idcode]
  [keycode+4]=[idcode]/2
  [keycode+8]=[idcode]*2
  IF level>=1 THEN apply keycode(modulo) ;first apply (always)
  IF level>=2 THEN apply keycode(modulo) ;second apply (optional)
  [keycode+4]=[keycode+4]*2
  [keycode+8]=[keycode+8]/2
  IF level>=3 THEN apply keycode(modulo) ;third apply (optional)
firmware decryption
  init kevcode(firmware header+08h.1.0Ch.nds) :idcode (usually "MACP"). level 1
  decrypt 64bit(firmware header+18h)
                                               :rominfo
  init keycode(firmware header+08h,2,0Ch,nds) ;idcode (usually "MACP"), level 2
  decrypt ARM9 and ARM7 bootcode by decrypt 64bit (each 8 bytes)
  decompress ARM9 and ARM7 bootcode by LZ77 function (swi)
  calc CRC16 on decrypted/decompressed ARM9 bootcode followed by ARM7 bootcode
Note: The sizes of the compressed/encrypted bootcode areas are unknown (until they are fully decompressed), one way to solve that problem is to decrypt the
next 8 bytes each time when the decompression function requires more data.
gamecart decryption
  init keycode(cart header+0Ch,1,08h,nds)
                                             ;gamecode, level 1, modulo 8
```

After secure area decryption, the ID field in the first 8 bytes should be "encryObj", if it matches then first 8 bytes are filled with E7FFDEFFh, otherwise the whole 2K are filled by that value.

Gamecart Command Register

Observe that the byte-order of the command register [40001A8h] is reversed. The way how the CPU stores 64bit data in memory (and the way how the "encrypt_64bit" function for KEY1-encrypted commands expects data in memory) is LSB at [addr+0] and MSB at [addr+7]. This value is to be transferred MSB first. However, the DS hardware transfers [40001A8h+0] first, and [40001A8h+7] last. So, the byte order must be reversed when copying the value from memory to the command register.

Note

The KEY1 encryption is based on Bruce Schneier's "Blowfish Encryption Algorithm".

DS Encryption by Random Seed (KEY2)

KEY2 39bit Seed Values

The pre-initialization settings at cartridge-side (after reset) are:

Seed0 = 58C56DE0E8h Seed1 = 5C879B9B05h

The post-initialization settings (after sending command 4llllmmmnnnkkkkkh to the cartridge, and after writing the Seed values to Port 40001Bxh) are:

Seed0 = (mmmnnn SHL 15)+6000h+Seedbyte

Seed1 = 5C879B9B05h

The seedbyte is selected by Cartridge Header [013h].Bit0-2, this index value should be usually in range 0..5, however, possible values for index 0..7 are: E8h,4Dh,5Ah,B1h,17h,8Fh,99h,D5h.

The 24bit random value (mmmnnn) is derived from the real time clock setting, and also scattered by KEY1 encryption, anyways, it's just random and doesn't really matter where it comes from.

KEY2 Encryption

Relies on two 39bit registers (x and y), which are initialized as such: x = reversed bit order(seed0); ie. LSB(bit0) exchanged with MSB(bit38), etc.

```
y = reversed_bit_order(seed1)
During transfer, x, y, and transferred data are modified as such:
x = (((x shr 5)xor(x shr 17)xor(x shr 18)xor(x shr 31)) and 0FFh)+(x shl 8)
y = (((y shr 5)xor(y shr 23)xor(y shr 18)xor(y shr 31)) and 0FFh)+(y shl 8)
data = (data xor x xor y) and 0FFh
```

DS Firmware Serial Flash Memory

```
ST Microelectronics SPI Bus Compatible Serial FLASH Memory
 ID 20h,40h,12h - ST M45PE20 - 256 KBytes (Nintendo DS) (in my old DS)
 ID 20h,50h,12h - ST M35PE20 - 256 KBytes (Nintendo DS) (in my DS-Lite)
 ID 20h,80h,13h - ST M25PE40 - 512 KBytes (iQue DS, with chinese charset)
 ID 20h,40h,11h - ST 45PE10V6 - 128 Kbytes (Nintendo DSi) (in my DSi)
 ID 20h,40h,13h - ST 45PE40V6 - 512 KBytes (DS Zelda, NTR-AZEP-0)
 ID 20h,40h,14h - ST 45PE80V6 - 1024 Kbytes (eq. Spirit Tracks, NTR-BKIP)
                                    - 512 Kbytes (P-Letter Diamond, ADAE)
 +ID 62h,11h,00h - Sanyo ?
 ID 62h,16h,00h - Sanyo LE25FW203T - 256 KBytes (Mariokart backup)
 +ID 62h,26h,11h - Sanyo ?
                                    - ? Kbytes (3DS: CTR-P-AXXJ)
                                  - ? Kbytes (3DS: CTR-P-APDJ)
 +ID 62h,26h,13h - Sanyo ?
 ID C2h,22h,11h - Macronix MX25L1021E? 128 Kbytes (eg. 3DS Starfox)
 ID C2h,22h,13h - Macronix ...? 512 Kbytes (eq. 3DS Kid Icarus, 3DS Sims 3)
 ID C2h,20h,17h - Macronix MX25L6445EZNI-10G 8192 Kbytes (DSi Art Academy)
 ID 01h,F0h,00h - Garbage/Infrared on SPI-bus? (eg. P-Letter White)
 ID 03h,F8h,00h - Garbage/Infrared on SPI-bus? (eg. P-Letter White 2)
FLASH has more than 100,000 Write Cycles, more than 20 Year Data Retention
The Firmware Flash Memory is accessed via SPI bus,
DS Serial Peripheral Interface Bus (SPI)
```

Instruction Codes

```
06h WREN Write Enable (No Parameters)
04h WRDI Write Disable (No Parameters)
9Fh RDID Read JEDEC Identification (Read 1..3 ID Bytes)
           (Manufacturer, Device Type, Capacity)
05h RDSR Read Status Register (Read Status Register, endless repeated)
           Bit7-2 Not used (zero)
           Bit1
                  WEL Write Enable Latch
                                                      (0=No, 1=Enable)
                  WIP Write/Program/Erase in Progess (0=No, 1=Busy)
           Bit0
03h READ Read Data Bytes (Write 3-Byte-Address, read endless data stream)
OBh FAST Read Data Bytes at Higher Speed (Write 3-Byte-Address, write 1
          dummy-byte, read endless data stream) (max 25Mbit/s)
OAh PW
         Page Write (Write 3-Byte-Address, write 1..256 data bytes)
```

Write/Program may not cross page-boundaries. Write/Program/Erase are rejected during first 1..10ms after power up. The WEL bit is automatically cleared on Power-Up, on /Reset, and on completion of WRDI/PW/PP/PE/SE instructions. WEL is set by WREN instruction (which must be issued before any write/program/erase instructions). Don't know how RDSR behaves when trying to write to the write-protected region?

Communication Protocol

Set Chip Select LOW to invoke the command
Transmit the instruction byte
Transmit any parameter bytes
Transmit/receive any data bytes
Set Chip Select HIGH to finish the command
All bytes (and 3-byte addresses) transferred most significant bit/byte first.

Pin-Outs

```
1
   D
         Serial Data In (latched at rising clock edge)
         Serial Clock (max 25MHz)
   C
   /RES Reset
                                                          1 -
   /S Chip Select (instructions start at falling edge) 2 -
                                                                           7
4
   /W Write Protect (makes first 256 pages read-only)
                                                          3 - I
                                                                          - 6
                                                                          - 5
   VCC Supply (2.7V..3.6V typ) (4V max) (DS:VDD3.3)
                                                          4 - 1/
7
   VSS Ground
         Serial Data Out (changes at falling clock edge)
```

DS Firmware Header

Firmware Memory Map

```
1F400h-1F5FFh Wifi Access Point 4;
1F600h-1F7FFh Wifi Access Point 5;
1F800h-1F9FFh Wifi Access Point 6;/
3FA00h-3FAFFh Wifi Access Point 1
3FB00h-3FBFFh Wifi Access Point 2
3FC00h-3FCFFh Wifi Access Point 3
3FD00h-3FDFFh Not used
3FE00h-3FFFFh User Settings Area 1
3FF00h-3FFFFh User Settings Area 2
```

On iQue DS (with 512K flash memory), user settings are moved to 7FE00h and up, and, there seems to be some unknown stuff at 200h..27Fh.

Firmware Header (00000h-001FFh)

```
Addr Size Expl.
000h 2
         part3 romaddr/8 (arm9 qui code) (LZ/huffman compression)
         part4 romaddr/8 (arm7 wifi code) (LZ/huffman compression)
002h 2
004h 2
         part3/4 CRC16 arm9/7 qui/wifi code
006h 2
         part1/2 CRC16 arm9/7 boot code
         firmware identifier (usually nintendo "MAC",nn) (or nocash "XB00")
008h 4
         the 4th byte (nn) occassionally changes in different versions
00Ch 2
         part1 arm9 boot code romaddr/2^(2+shift1) (LZSS compressed)
00Eh 2
         part1 arm9 boot code 2800000h-ramaddr/2^(2+shift2)
010h 2
         part2 arm7 boot code romaddr/2^(2+shift3) (LZSS compressed)
012h 2
         part2 arm7 boot code 3810000h-ramaddr/2^(2+shift4)
         shift amounts, bit0-2=shift1, bit3-5=shift2, bit6-8=shift3,
014h 2
         bit9-11=shift4, bit12-15=firmware chipsize/128K
016h 2
         part5 data/gfx romaddr/8 (LZ/huffman compression)
         Optional KEY1-encrypted "enPngOFF"=Cartridge KEY2 Disable
018h 8
          (feature isn't used in any consoles, instead contains timestamp)
018h 5
         Firmware version built timestamp (BCD minute.hour.dav.month.vear)
01Dh 1
         Console type
            FFh=Nintendo DS
            20h=Nintendo DS-lite
            57h=Nintendo DSi
            43h=i0ueDS
            63h=i0ueDS-lite
         The entry was unused (FFh) in older NDS, ie. replace FFh by 00h)
            BitO seems to be DSi/iOue related
            Bit1
                   seems to be DSi/iQue related
            Bit2
                  seems to be DSi related
            Bit3
                   zero
            Bit4
                  seems to be DSi related
            Bit5
                   seems to be DS-Lite related
                  indicates presence of "extended" user settings (DSi/iQue)
            Bit6
            Bit7
                   zero
```

```
01Eh 2
            Unused (FFh-filled)
 020h 2
            User Settings Offset (div8) (usually last 200h flash bytes)
 022h 2
            Unknown (7ECOh or 0B51h)
 024h 2
            Unknown (7E40h or 0DB3h)
 026h 2
            part5 CRC16 data/qfx
 028h 2
            unused (FFh-filled)
 02Ah-1FFh Wifi Calibration Data (see next chapter)
DSi
  000h..01Ch=Zerofilled (bootcode is in new eMMC chip, not on old FLASH chip)
 01Dh..021h=Same as on DS (header: Console Type and User Settings Offset)
 022h..027h=Zerofilled (bootcode is in new eMMC chip, not on old FLASH chip)
 028h..1FCh=Same as on DS (wifi calibration)
            =01h for DWM-W015, 02h for DWM-W024;\
 1FDh
 1FFh
            =20h
                                                 ; this was FFh-filled on DS
            =Same as on DS (FFh)
 1FFh
 200h..2FEh=00h-filled
 2FFh
            =80h
                                                 ; this was bootcode on DS
 00300h..1F2FFh=FFh's
 1F300h..1F3FEh=FFh's
                          ;twl-debugger: 00h's
 1F3FFh
                =FFh
                          ;twl-debugger: 40h
The bytes [000h..027h] cannot be changed on DSi because they are part of the RSA signature in DSi's Boot Info Block (at eMMC offset 200h..3FFh).
```

DS Firmware Wifi Calibration Data

Wifi Calibration/Settings (located directly after Firmware Header)

```
Addr Size Expl.
000h-029h Firmware Header (see previous chapter)
          CRC16 (with initial value 0) of [2Ch..2Ch+config length-1]
02Ah 2
          config length (usually 0138h, ie. entries 2Ch..163h)
02Ch 2
02Eh 1
          Unused
                        (00h)
         Wifi version (00h=v1..v4, 03h=v5, 05h=v6..v7, 0Fh=DSi)
02Fh 1
030h 6
         Unused
                        (00h-filled)
036h 6
          48bit MAC address (v1-v5: 0009BFxxxxxx, v6-v7: 001656xxxxxx)
         list of enabled channels ANDed with 7FFE (Bit1..14 = Channel 1..14)
03Ch 2
          (usually 3FFEh, ie. only channel 1..13 enabled)
03Eh 2
          Whatever Flags (usually FFFFh)
040h 1
          RF Chip Type (usually 02h)
          RF Bits per entry at OCEh (usually 18h=24bit=3byte) (Bit7=?)
041h 1
042h 1
         RF Number of entries at OCEh (usually OCh)
043h 1
          Unknown (usually 01h)
         Initial Value for [4808146h] ;W_CONFIG_146h
044h 2
```

```
046h 2
            Initial Value for [4808148h]
                                          ;W CONFIG 148h
 048h 2
            Initial Value for [480814Ah]
                                          ;W CONFIG 14Ah
 04Ah 2
            Initial Value for [480814Ch]
                                          ;W CONFIG 14Ch
                                          ;W CONFIG 120h
 04Ch 2
            Initial Value for [4808120h]
 04Eh 2
            Initial Value for [4808122h]
                                          ;W CONFIG 122h
 050h 2
            Initial Value for [4808154h]
                                          ;W CONFIG 154h
 052h 2
            Initial Value for [4808144h]
                                          ;W CONFIG 144h
 054h 2
            Initial Value for [4808130h]
                                          ;W CONFIG 130h
 056h 2
            Initial Value for [4808132h]
                                          :W CONFIG 132h
 058h 2
            Initial Value for [4808140h]
                                          ;W_CONFIG_140h
 05Ah 2
            Initial Value for [4808142h]
                                          :W CONFIG 142h
 05Ch 2
           Initial Value for [4808038h]
                                          :W POWER TX
 05Eh 2
           Initial Value for [4808124h]
                                          ;W CONFIG 124h
 060h 2
           Initial Value for [4808128h]
                                          :W CONFIG 128h
 062h 2
           Initial Value for [4808150h]
                                          ;W CONFIG 150h
 064h 69h Initial 8bit values for BB[0..68h]
 0CDh 1
           Unused (00h)
Below for Type2 (ie. when [040h]=2) (Mitsumi MM3155 and RF9008):
 OCEh 24h Initial 24bit values for RF[0,4,5,6,7,8,9,0Ah,0Bh,1,2,3]
 0F2h 54h Channel 1..14 2x24bit values for RF[5,6]
 146h OEh Channel 1..14 8bit values for BB[1Eh] (usually somewhat B1h..B7h)
 154h OEh Channel 1..14 8bit values for RF[9].Bit10..14 (usually 10h-filled)
Below for Type3 (ie. when [040h]=3) (Mitsumi MM3218):
 --- Type3 values are originated at OCEh, following addresses depend on: ---
 1) number of initial values, found at [042h]
                                                      ;usually 29h
                              found at [OCEh+[042h]] ;usually 02h
 number of BB indices,
  3) number of RF indices,
                              found at [043h]
                                                      ;usually 02h
  --- Below example addresses assume above values to be set to 29h,02h,02h ---
 OCEh 29h Initial 8bit values for RF[0..28h]
           Number of BB indices per channel
 0F7h 1
 0F8h 1
            1st BB index
           1st BB data for channel 1..14
 0F9h 14
 107h 1
            2nd BB index
 108h 14
            2nd BB data for channel 1..14
 116h 1
            1st RF index
 117h 14
           1st RF data for channel 1..14
 125h 1
            2nd RF index
 126h 14
            2nd RF data for channel 1..14
 134h 46
           Unused (FFh-filled)
Below for both Type2 and Type3:
 162h 1
            Unknown (usually 19h..1Ch)
            Unused (FFh) (Inside CRC16 region, with config length=138h)
 163h 1
 164h 9Ch Unused (FFh-filled) (Outside CRC16 region, with config length=138h)
```

Most of the Wifi settings seem to be always the same values on all currently existing consoles. Except for:

Values that are (obviously) different are the CRC16, and 4th-6th bytes of the MAC address. Also, initial values for BB[01h] and BB[1Eh], and channel 1..14 values for BB[1Eh], and unknown entry [162h] contain different calibration settings on all consoles.

Firmware v5 is having a new wifi ID [2Fh]=03h, and different RF[9] setting.

Firmware v6 (dslite) has wifi ID [2Fh]=05h, and same RF[9] setting as v5, additionally, v6 and up have different 2nd-3rd bytes of the MAC address.

Moreover, a LOT of values are different with Type3 chips (ie. when [040h]=3).

Note

Unlike for Firmware User Settings, the Firmware Header (and Wifi Settings) aren't stored in RAM upon boot. So the data must be retrieved via SPI bus by software.

DS Firmware Wifi Internet Access Points

NDS (three 100h-byte regions) (also exists on DSi)

These three 100h byte regions are used to memorize known internet access points. The firmware doesn't use these regions, but games that support internet seem to be allowed to read (and write) them.

```
03FA00-03FAFF: connection data 1
03FB00-03FBFF: connection data 2
03FC00-03FCFF: connection data 3
(07Fxxx for iOue DS)
(01Fxxx for DSi)
 Addr Siz Expl.
 000h 64 Unknown (usually 00h-filled) (no Proxy supported on NDS)
 040h 32 SSID (ASCII name of the access point) (padded with 00h's)
 060h 32 SSID for WEP64 on AOSS router (each security level has its own SSID)
 080h 16 WEP Key 1 (for type/size, see entry E6h)
 090h 16 WEP Key 2 ;\
 0A0h 16 WEP Key 3 ; (usually 00h-filled)
 0B0h 16 WEP Key 4 ;/
 0C0h 4
          IP Address
                                (0=Auto/DHCP)
 0C4h 4
          Gateway
                                (0=Auto/DHCP)
 0C8h 4
          Primary DNS Server
                               (0=Auto/DHCP)
 0CCh 4
          Secondary DNS Server (0=Auto/DHCP)
 0D0h 1
          Subnet Mask (0=Auto/DHCP, 1..1Ch=Leading Ones) (eq. 6 = FC.00.00.00)
 OD1h .. Unknown (usually OOh-filled)
 0E6h 1
          WEP Mode (0=None, 1/2/3=5/13/16 byte hex, 5/6/7=5/13/16 byte ascii)
          Status (00h=Normal, 01h=AOSS, FFh=connection not configured/deleted)
 0E7h 1
          Zero (not SSID Length, ie. unlike as entry 4,5,6 on DSi)
 0E8h 1
```

```
0E9h 1
           Unknown (usually 00h)
           DSi only: MTU (Max transmission unit) (576..1500, usually 1400)
  0EAh 2
  0ECh 3
           Unknown (usually 00h-filled)
  0EFh 1
           bit0/1/2 - connection 1/2/3 (1=Configured, 0=Not configured)
  0F0h 6
           Nintendo Wifi Connection (WFC) 43bit User ID
           (ID=([F0h] AND 07FFFFFFFFFFh)*1000, shown as decimal string
           NNNN-NNNN-NNNN-N000) (the upper 5bit of the last byte are
           containing additional/unknown nonzero data)
          Unknown (nonzero stuff !?!)
  0F6h 8
  0FEh 2
          CRC16 for Entries 00h..FDh (with initial value 0000h)
For connection 3: entries [EFh..FDh] - always zero-filled?
```

The location of the first data block seems to be at the User Settings address (see Firmware Header [020h]) minus 400h.

DSi (three new 200h-byte regions)

The DSi has three extra regions (for use DSi games, with the new WPA encryption support, and with additional proxy support), these extra regions are found under "Advanced Setup" in the DSi firmware's "Internet" configuration menu.

```
01F400-01F5FF: new DSi connection data 4
01F600-01F7FF: new DSi connection data 5
01F800-01F9FF: new DSi connection data 6
 Addr Siz Expl.
 000h 32 Proxy Authentication Username (ASCII string, padded with 00's)
 000h 32 Proxy Authentication Password (ASCII string, padded with 00's)
 040h .. SSID (ASCII string, padded with 00's) (see [0E8h] for length)
 0xxh .. Maybe same as NDS
 080h .. WEP Key (zerofilled for WPA)
          Maybe same as NDS
  0xxh ..
 0C0h 4
          IP Address
                                (0=Auto/DHCP)
 0C4h 4
          Gateway
                                (0=Auto/DHCP)
          Primary DNS Server (0=Auto/DHCP)
 0C8h 4
          Secondary DNS Server (0=Auto/DHCP)
 0CCh 4
          Subnet Mask (0=Auto/DHCP, 1..1Ch=Leading Ones) (eq. 6 = FC.00.00.00)
 0D0h 1
          Unknown (zerofilled)
 0D1h ..
          WEP (00h=None/WPA/WPA2, 01h=WEP/5byteHEX)
 0E6h 1
          00h=Normal, 10h=WPA/WPA2 (or FFh=unused/deleted)
 0E7h 1
          SSID Length in characters (01h..20h, or 00h=unused)
 0E8h 1
          Unknown (usually 00h)
 0E9h 1
          MTU Value (Max transmission unit) (576..1500, usually 1400)
 0EAh 2
 0ECh 3
          Unknown (usually 00h-filled)
          bit0/1/2 - connection 1/2/3 (1=Configured, 0=Not configured)
 0EFh 1
          Zerofilled (or maybe ID as on NDS, if any such ID exists for DSi?)
 0F0h 14
 0FEh 2
          Maybe CRC16 ?
                                 (93h,88h)
 100h 32 Some big random hex number? (FEh,72h,...) ;\all zero for WEP
 120h 16 WPA/WPA2 key (ASCII string, padded with 00's) ;/
```

```
130h .. Zerofilled
181h 1 WPA (0=None or WEP, 4=WPA-TKIP, 5=WPA2-TKIP, 6=WPA-AES, 7=WPA2-AES)
182h 1 Proxy Enable (00h=None, 01h=Yes)
183h 1 Proxy Authentication (00h=None, 01h=Yes)
184h .. Proxy Name (ASCII string, padded with 00's)
1xxh .. Zerofilled
1E8h 2 Proxy Port (16bit)
1EAh .. Zerofilled
1FEh 2 Maybe another CRC16 ? (this one is 0000h if unused/deleted)
```

The location of the first data block (aka settings number 4) seems to be at the User Settings address (see Firmware Header [020h]) minus A00h. Observe that NDS consoles do have Firmware bootcode/data in that area, so those new regions exist on DSi only.

There is probably also some flag in Firmware Header that indicates the presence of the new wifi regions (or as a general rule: All DSi consoles should have them).

Note that the Proxy feature can be used to redirect internet access (when using a custom proxy server, one could redirect commercial games to homebrew servers; as done by the http://pbsds.net/ project) (actually the same should be possible with the DNS server entry, possibly with less traffic).

DS Firmware User Settings

```
Current Settings (RAM 27FFC80h-27FFCEFh)
```

User Settings 0 (Firmware 3FE00h-3FEFFh); (DSi & iQue use different address, User Settings 1 (Firmware 3FF00h-3FFFFh); see Firmware Header [020h])

```
Addr Size Expl.
000h 2 Version (5) (Always 5, for all NDS/DSi Firmware versions)
002h 1 Favorite color (0..15) (0=Gray, 1=Brown, etc.)
003h 1 Birthday month (1..12) (Binary, non-BCD)
004h 1 Birthday day (1..31) (Binary, non-BCD)
005h 1 Not used (zero)
006h 20 Nickname string in UTF-16 format
01Ah 2 Nickname length in characters
                                         (0..10)
01Ch 52 Message string in UTF-16 format
050h 2 Message length in characters
                                         (0..26)
                        (0..23) (Binary, non-BCD)
052h 1
        Alarm hour
053h 1
        Alarm minute (0..59) (Binary, non-BCD)
054h 2
         80h=enable alarm (huh?), bit 0..6=enable?
056h 1
057h 1
         Zero (1 bvte)
058h 2x2 Touch-screen calibration point (adc.x1,y1) 12bit ADC-position
05Ch 2x1 Touch-screen calibration point (scr.x1,y1) 8bit pixel-position
05Eh 2x2 Touch-screen calibration point (adc.x2,y2) 12bit ADC-position
062h 2x1 Touch-screen calibration point (scr.x2,y2) 8bit pixel-position
064h 2 Language and Flags (see below)
```

```
066h 1
           Year (2000..2255) (when having entered date in the boot menu)
 067h 1 Unknown (usually 00h...08h or 78h..7Fh or so)
 068h 4 RTC Offset (difference in seconds when RTC time/date was changed)
 06Ch 4 Not used (FFh-filled, sometimes 00h-filled) (=MSBs of above?)
Below not stored in RAM (found only in FLASH memory)...
 070h 2 update counter (used to check latest) (must be 0000h..007Fh)
 072h 2 CRC16 of entries 00h..6Fh (70h bytes)
 074h 8Ch Not used (FFh-filled) (or extended data, see below)
Below extended data was invented for iQue DS (for adding the chinese language setting), and is also included in Nintendo DSi models. Presence of extended
data is indicated in Firmware Header entry [1Dh].Bit6.
          Unknown (01h) (maybe version?)
 075h 1 Extended Language (0..5=Same as Entry 064h, plus 6=Chinese)
            (for language 6, entry 064h defaults to english; for compatibility)
            (for language 0..5, both entries 064h and 075h have same value)
 076h 2 Bitmask for Supported Languages (Bit0..6)
            (007Eh for iQue DS, ie. with chinese, but without japanese)
            (003Eh for DSi/EUR, ie. without chinese, and without japanese)
 078h 86h Not used (FFh-filled on iQue DS, 00h-filled on DSi)
 OFEh 2 CRC16 of entries 74h..FDh (8Ah bytes)
```

Note: The DSi has some more settings (eg. Country (additionally to Language), Parental Controls, and a surreal fake Wireless-Disable option; which does only disable the Wifi LED, the actual Wifi transmission does still work).

That new settings are stored in eMMC files. The old/above User Settings are stored in those files too (and copy of those User Settings is stored in Wifi FLASH, as described above; that copy is intended mainly for backwards compatibilty with NDS games).

DSi SD/MMC Firmware System Settings Data Files

DSi Backlight level and DSi sound volume seem to be stored in the BPTWL chip (or possibly in its attached I2C potentiometer).

Language and Flags (Entry 064h)

```
Bit
0..2 Language (0=Japanese, 1=English, 2=French, 3=German,
     4=Italian, 5=Spanish, 6..7=Reserved) (for Chinese see Entry 075h)
     (the language setting also implies time/data format)
     GBA mode screen selection (0=Upper, 1=Lower)
                       (0..3=Low, Med, High, Max) (DS-Lite only)
4-5 Backlight Level
     Bootmenu Disable (0=Manual/bootmenu, 1=Autostart Cartridge)
    Settings Lost (1=Prompt for User Info, and Language, and Calibration)
    Settings Okay (0=Prompt for User Info)
10
    Settings Okay (0=Prompt for User Info) (Same as Bit10)
11
12
    No function
13
    Settings Okay (0=Prompt for User Info, and Language)
    Settings Okay (0=Prompt for User Info) (Same as Bit10)
14
15
    Settings Okay (0=Prompt for User Info) (Same as Bit10)
```

The Health and Safety message is skipped if Bit9=1, or if one or more of the following bits is zero: Bits 10,11,13,14,15. However, as soon as entering the bootmenu, the Penalty-Prompt occurs.

Note: There are two User Settings areas in the firmware chip, at offset 3FE00h and 3FF00h, if both areas have valid CRCs, then the current/newest area is that whose Update Counter is one bigger than in the other/older area.

IF count1=((count0+1) AND 7Fh) THEN area1=newer ELSE area0=newer

When changing settings, the older area is overwritten with new data (and incremented Update Counter). The two areas allow to recover previous settings in case of a write-error (eg. on a battery failure during write).

Battery Removal

Even though the battery is required only for the RTC (not for the firmware flash memory), most of the firmware user settings are reset when removing the battery. This appears to be a strange bug-or-feature of the DS bios, at least, fortunately, it still keeps the rest of the firmware intact.

DS Firmware Extended Settings

Extended Settings contain some additional information which is not supported by the original firmware (current century, date/time formats, temperature calibration, etc.), the settings are supported by Nocash Firmware, by the no\$gba emulator, and may be eventually also supported by other emulators. If present, the values can be used by games, otherwise games should use either whatever default settings, or contain their own configuration menu.

Extended Settings - loaded to 23FEE00h (aka fragments of NDS9 boot code)

```
Addr Siz Expl.
00h 8 ID "XbooInfo"
08h 2 CRC16 Value [0Ch..0Ch+Length-1]
OAh 2 CRC16 Length (from OCh and up)
OCh 1 Version (currently O1h)
ODh 1 Update Count (newer = (older+1) AND FFh)
0Eh 1 Bootmenu Flags
                Important Info (0=Disable, 1=Enable)
         Bit6
         Bit7 Bootmenu Screen (0=Upper, 1=Lower)
OFh 1 GBA Border (0=Black, 1=Gray Line)
10h 2 Temperature Calibration TPO ADC value (x16) (sum of 16 ADC values)
12h 2 Temperature Calibration TP1 ADC value (x16) (sum of 16 ADC values)
14h 2 Temperature Calibration Degrees Kelvin (x100) (0=none)
16h 1 Temperature Flags
         Bit0-1 Format (0=Celsius, 1=Fahrenheit, 2=Reaumur, 3=Kelvin)
17h 1 Backlight Intensity (0=0ff .. FFh=Full)
18h 4 Date Century Offset
                              (currently 20, for years 2000..2099)
1Ch 1 Date Month Recovery Value (1..12)
1Dh 1 Date Day Recovery Value (1..31)
```

```
1Eh 1 Date Year Recovery Value (0..99)
1Fh 1 Date/Time Flags
         Bit0-1 Date Format (0=YYYY-MM-DD, 1=MM-DD-YYYY, 2=DD-MM-YYYY)
         Bit2 Friendly Date (0=Raw Numeric, 1=With Day/Month Names)
         Bit5 Time DST
                              (0=Hide DST, 1=Show DST=On/Off)
         Bit6 Time Seconds (0=Hide Seconds, 1=Show Seconds)
         Bit7 Time Format (0=24 hour, 1=12 hour)
20h 1 Date Separator
                           (Ascii, usually Slash, or Dot)
21h 1 Time Separator
                           (Ascii, usually Colon, or Dot)
22h 1 Decimal Separator (Ascii, usually Comma, or Dot)
23h 1 Thousands Separator (Ascii, usually Comma, or Dot)
24h 1 Davlight Saving Time (Nth)
          Bit 0-3 Activate on (0..4 = Last, 1st, 2nd, 3rd, 4th)
          Bit 4-7 Deactivate on (0..4 = Last.1st.2nd.3rd.4th)
25h 1 Daylight Saving Time (Day)
          Bit 0-3 Activate on (0..7 = Mon, Tue, Wed, Thu, Fri, Sat, Sun, Any Day)
          Bit 4-7 Deactivate on (0..7 = Mon.Tue.Wed.Thu.Fri.Sat.Sun.AnvDav)
26h 1 Daylight Saving Time (of Month)
          Bit 0-3 Activate DST in Month (1..12)
          Bit 4-7 Deactivate DST in Month (1..12)
27h 1 Daylight Saving Time (Flags)
          Bit 0 Current DST State (0=0ff, 1=0n)
          Bit 1 Adjust DST Enable (0=Disable, 1=Enable)
```

Note: With the original firmware, the memory region at 23FEE00h and up contains un-initialized, non-zero-filled data (fragments of boot code).

DS Wireless Communications

DS Wifi I/O Map

DS Wifi Control

DS Wifi Interrupts

DS Wifi Power-Down Registers

DS Wifi Receive Control

DS Wifi Receive Buffer

DS Wifi Receive Statistics

DS Wifi Transmit Control

DS Wifi Transmit Buffers

DS Wifi Transmit Errors

DS Wifi Status

DS Wifi Timers

DS Wifi Multiplay Master

DS Wifi Multiplay Slave

DS Wifi Configuration Ports

DS Wifi Baseband Chip (BB)

DS Wifi RF Chip

DS Wifi RF9008 Registers

DS Wifi Unknown Registers

DS Wifi Unused Registers

DS Wifi Initialization

DS Wifi Flowcharts

DS Wifi Hardware Headers

DS Wifi Multiboot

DS Wifi IEEE802.11 Frames

DS Wifi IEEE802.11 Managment Frames (Type=0)

DS Wifi IEEE802.11 Control and Data Frames (Type=1 and 2)

2.4GHz band, Wireless LAN (WLAN) IEEE802.11b protocol

Credits

A very large part of the DS Wifi chapters is based on Stephen Stair's great DS Wifi document, thanks there.

DS Wifi I/O Map

Notice

Wifi Registers & RAM cannot be written to by STRB opcodes (ignored).

Registers - NDS7 - 4808000h..4808FFFh

```
Address Dir
              Name
                               r/w [Init] Description
                               ---- [1440] Chip ID (1440h=DS, C340h=DS-Lite)
4808000h R
              W ID
              W MODE RST
                               9fff [0000] Mode/Reset
4808004h R/W
                               --7f [0000] Mode/Wep modes
              W MODE WEP
4808006h R/W
              W TXSTATCNT
                              ffff [0000] Beacon Status Request
4808008h R/W
              W X 00Ah
                               ffff [0000] [bit7 - ingore rx duplicates]
480800Ah R/W
                               ackk [0000] Wifi Interrupt Request Flags
              WIF
4808010h R/W
                              ffff [0000] Wifi Interrupt Enable
4808012h R/W
              W IE
              W MACADDR 0
                              ffff [0000] Hardware MAC Address, 1st 2 bytes
4808018h R/W
480801Ah R/W
              W MACADDR 1
                               ffff [0000] Hardware MAC Address, next 2 bytes
                               ffff [0000] Hardware MAC Address, last 2 bytes
480801Ch R/W
              W MACADDR 2
              W BSSID 0
4808020h R/W
                              ffff [0000] BSSID (first 2 bytes)
```

```
4808022h R/W
                 W BSSID 1
                                  ffff [0000] BSSID (next 2 bytes)
 4808024h R/W
                 W BSSID 2
                                  ffff [0000] BSSID (last 2 bytes)
 4808028h R/W
                 W AID LOW
                                  ---f [0000] usually as lower 4bit of AID value
                                  -7ff [0000] AID value assigned by a BSS.
 480802Ah R/W
                 W AID FULL
 480802Ch R/W
                 W TX RETRYLIMIT ffff [0707] Tx Retry Limit (set from 00h-FFh)
                 W INTERNAL
 480802Eh R/W
                                  ---1 [0000]
                                  ff0e [0000] Receive control
 4808030h R/W
                 W RXCNT
 4808032h R/W
                 W WEP CNT
                                  ffff [0000] WEP engine enable
 4808034h R?
                                  0000 [0000] bit0.1 (see ports 004h.040h.1A0h)
                 W INTERNAL
Power-Down Registers (and Random Generator)
 4808036h R/W
                 W POWER US
                                  ---3 [0001]
 4808038h R/W
                 W POWER TX
                                  ---7 [0003]
                 W POWERSTATE
 480803Ch R/W
                                  -r-2 [0200]
 4808040h R/W
                 W POWERFORCE
                                  8--1 [0000]
                                  0xxx [0xxx]
 4808044h R
                 W RANDOM
 4808048h R/W
                 W POWER ?
                                  ---3 [0000]
WLAN Memory Ports
 4808050h R/W
                 W RXBUF BEGIN
                                  ffff [4000]
 4808052h R/W
                 W RXBUF END
                                  ffff [4800]
 4808054h R
                 W RXBUF WRCSR
                                  Orrr [0000]
                 W RXBUF WR ADDR -fff [0000]
 4808056h R/W
 4808058h R/W
                 W RXBUF RD ADDR 1ffe [0000]
 480805Ah R/W
                 W RXBUF READCSR -fff [0000]
                                  -fff [0000]
 480805Ch R/W
                 W RXBUF COUNT
 4808060h R
                 W RXBUF RD DATA rrrr [xxxx]
                 W RXBUF GAP
 4808062h R/W
                                  1ffe [0000]
                 W RXBUF GAPDISP -fff [0000]
 4808064h R/W
                 W TXBUF WR ADDR 1ffe [0000]
 4808068h R/W
                 W TXBUF COUNT
 480806Ch R/W
                                  -fff [00001
 4808070h W
                 W TXBUF WR DATA xxxx [xxxx]
 4808074h R/W
                 W TXBUF GAP
                                  1ffe [0000]
                 W TXBUF GAPDISP Offf [0000]
 4808076h R/W
\mathbf{X}\mathbf{X}\mathbf{X}
 4808078h W
                 W INTERNAL
                                  mirr [mirr] Read: Mirror of 068h
                 W TXBUF BEACON
                                  ffff [0000] Beacon Transmit Location
 4808080h R/W
                 W TXBUF TIM
 4808084h R/W
                                  --ff [0000] Beacon TIM Index in Frame Body
                 W LISTENCOUNT
                                  --ff [0000] Listen Count
 4808088h R/W
 480808Ch R/W
                 W BEACONINT
                                  -3ff [0064] Beacon Interval
                 W LISTENINT
 480808Eh R/W
                                  --ff [0000] Listen Interval
 4808090h R/W
                 W TXBUF CMD
                                  ffff [0000]
                                                  (used by firmware part4)
                                 ffff [0000]
 4808094h R/W
                 W TXBUF REPLY1
                                                  (used by firmware part4)
 4808098h R
                 W TXBUF REPLY2
                                  0000 [0000]
                                                  (used by firmware part4)
                 W_INTERNAL
                                  ffff [0050] value 4x00h --> preamble+x*12h us?
 480809Ch R/W
 48080A0h R/W
                 W TXBUF LOC1
                                  ffff [0000]
```

```
48080A4h R/W
                 W TXBUF LOC2
                                  ffff [0000]
 48080A8h R/W
                 W TXBUF LOC3
                                  ffff [0000]
 48080ACh W
                 W TXREQ RESET
                                  fixx [0050]
 48080AEh W
                 W TXREQ SET
                                  fixx [0050]
 48080B0h R
                 W TXREQ READ
                                  --1f [0010]
 48080B4h W
                 W TXBUF RESET
                                                 (used by firmware part4)
                                  0000 [0000]
 48080B6h R
                 W TXBUSY
                                  0000 [0000]
                                                 (used by firmware part4)
 48080B8h R
                 W TXSTAT
                                  0000 [0000]
 48080BAh ?
                 W INTERNAL
                                  0000 [0000]
 48080BCh R/W
                 W PREAMBLE
                                  ---3 [0001]
 48080C0h R/W x W CMD TOTALTIME ffff [0000]
                                                 (used by firmware part4)
 48080C4h R/W x W CMD REPLYTIME ffff [0000]
                                                 (used by firmware part4)
 48080C8h ?
                 W INTERNAL
                                 0000 [0000]
 48080D0h R/W
                 W RXFILTER
                                  1fff [0401]
                 W CONFIG 0D4h
 48080D4h R/W
                                  ---3 [0001]
                 W_CONFIG_OD8h
 48080D8h R/W
                                  -fff [0004]
                 W RX LEN CROP
 48080DAh R/W
                                  ffff [0602]
 48080E0h R/W
                 W RXFILTER2
                                  ---f [0008]
Wifi Timers
 48080E8h R/W
                 W US COUNTCNT
                                  ---1 [0000] Microsecond counter enable
 48080EAh R/W
                 W US COMPARECNT ---1 [0000] Microsecond compare enable
 48080ECh R/W
                 W CONFIG OECh
                                  3f1f [3F03]
                 W CMD COUNTCNT
 48080EEh R/W
                                 ---1 [0001]
                                 fc-- [FC00] Microsecond compare, bits 0-15
 48080F0h R/W
                 W US COMPAREO
                                 ffff [FFFF] Microsecond compare, bits 16-31
 48080F2h R/W
                 W US COMPARE1
                                 ffff [FFFF] Microsecond compare, bits 32-47
                 W US COMPARE2
 48080F4h R/W
 48080F6h R/W
                 W US COMPARE3
                                  ffff [FFFF] Microsecond compare, bits 48-63
 48080F8h R/W
                 W US COUNTO
                                  ffff [0000] Microsecond counter, bits 0-15
 48080FAh R/W
                 W US COUNT1
                                  ffff [0000] Microsecond counter, bits 16-31
                 W US COUNT2
 48080FCh R/W
                                  ffff [0000] Microsecond counter, bits 32-47
 48080FEh R/W
                 W US COUNT3
                                  ffff [0000] Microsecond counter, bits 48-63
                 W_INTERNAL
 4808100h ?
                                  0000 [0000]
 4808102h ?
                 W INTERNAL
                                  0000 [0000]
 4808104h ?
                 W INTERNAL
                                  0000 [0000]
 4808106h ?
                 W INTERNAL
                                  0000 [0000]
                                 ffff [0000]
 480810Ch R/W
                 W CONTENTFREE
 4808110h R/W
                 W PRE BEACON
                                  ffff [00001
 4808118h R/W
                 W CMD COUNT
                                  ffff [0000]
 480811Ch R/W
                 W BEACONCOUNT1 ffff [0000] reloaded with W BEACONINT
Configuration Ports (and some other Registers)
 4808120h R/W
                 W CONFIG 120h
                                  81ff [0048] init from firmware[04Ch]
 4808122h R/W
                 W CONFIG 122h
                                 ffff [4840] init from firmware[04Eh]
 4808124h R/W
                 W CONFIG 124h
                                 ffff [0000] init from firmware[05Eh], or 00C8h
 4808126h ?
                 W INTERNAL
                                  fixx [ 0080]
```

```
4808128h R/W
                 W CONFIG 128h
                                 ffff [0000] init from firmware[060h], or 07D0h
 480812Ah ?
                 W INTERNAL
                                 fixx [1000] lower 12bit same as W CONFIG 128h
 4808130h R/W
                 W CONFIG 130h
                                 -fff [0142] init from firmware[054h]
 4808132h R/W
                 W CONFIG 132h
                                 8fff [8064] init from firmware[056h]
 4808134h R/W
                 W BEACONCOUNT2
                                 ffff [FFFF] ...
                 W CONFIG 140h
                                 ffff [0000] init from firmware [058h], or xx
 4808140h R/W
 4808142h R/W
                 W CONFIG 142h
                                 ffff [2443] init from firmware[05Ah]
                 W CONFIG 144h
                                 --ff [0042] init from firmware[052h]
 4808144h R/W
                 W CONFIG 146h
                                  --ff [0016] init from firmware[044h]
 4808146h R/W
 4808148h R/W
                 W CONFIG 148h
                                 --ff [0016] init from firmware[046h]
                 W CONFIG 14Ah
                                 --ff [0016] init from firmware[048h]
 480814Ah R/W
                 W CONFIG 14Ch
                                 ffff [162C] init from firmware[04Ah]
 480814Ch R/W
                 W CONFIG 150h
                                 ff3f [0204] init from firmware[062h], or 202h
 4808150h R/W
                 W CONFIG 154h
                                 7a7f [0058] init from firmware[050h]
 4808154h R/W
Baseband Chip Ports
 4808158h W
                                 mirr [00B5] BB Access Start/Direction/Index
                 W BB CNT
 480815Ah W
                                  ???? [0000] BB Access data byte to write
                 W BB WRITE
                                 00rr [00B5] BB Access data byte read
 480815Ch R
                 W BB READ
 480815Eh R
                 W BB BUSY
                                 000r [0000] BB Access Busy flag
                 W BB MODE
                                 41-- [0100] BB Access Mode
 4808160h R/W
 4808168h R/W
                 W BB POWER
                                 8--f [800D] BB Access Powerdown
Internal Stuff
 480816Ah ?
                 W INTERNAL
                                 0000 [0001] (or 0000h?)
 4808170h ?
                 W INTERNAL
                                 0000 [0000]
 4808172h ?
                 W INTERNAL
                                 0000 [0000]
 4808174h ?
                 W INTERNAL
                                 0000 [0000]
 4808176h ?
                 W INTERNAL
                                 0000 [0000]
 4808178h W
                 W INTERNAL
                                 fixx [0800] Read: mirror of 17Ch
RF Chip Ports
 480817Ch R/W
                 W RF DATA2
                                 ffff [0800]
                 W RF DATA1
 480817Eh R/W
                                 ffff [C008]
                 W RF BUSY
 4808180h R
                                 000r [0000]
                 W RF CNT
 4808184h R/W
                                 413f [0018]
XXX
 4808190h R/W
                 W INTERNAL
                                 ffff [00001
                 W TX HDR CNT
                                  ---7 [0000] used by firmware part4 (0 or 6)
 4808194h R/W
                 WINTERNAL
 4808198h R/W
                                  ---f [0000]
                 W RF PINS
                                 fixx [00041
 480819Ch R
 48081A0h R/W
                 W X 1A0h
                                  -933 [0000] used by firmware part4 (0 or 823h)
                 WX 1A2h
                                 ---3 [0001] used by firmware part4
 48081A2h R/W
 48081A4h R/W
                 W X 1A4h
                                 ffff [0000] "Rate used when signal test..."
Wifi Statistics
 48081A8h R
                 W RXSTAT INC IF rrrr [0000] Stats Increment Flags
                 W RXSTAT INC IE ffff [0000] Stats Increment IRO Enable
 48081AAh R/W
```

```
48081ACh R
                 W RXSTAT OVF IF rrrr [0000] Stats Half-Overflow Flags
 48081AEh R/W
                 W RXSTAT OVF IE ffff [0000] Stats Half-Overflow IRO Enable
                 W RXSTAT
                                  --ff [0000]
 48081B0h R/W
 48081B2h R/W
                 W RXSTAT
                                  ffff [0000] RX LengthRateErrorCount
                 W RXSTAT
                                  rrff [0000] ... firmware uses also MSB ... ?
 48081B4h R/W
                                  ffff [0000]
 48081B6h R/W
                 W RXSTAT
 48081B8h R/W
                 W RXSTAT
                                  --ff [0000]
 48081BAh R/W
                 W RXSTAT
                                  --ff [0000]
                 W RXSTAT
 48081BCh R/W
                                  ffff [00001
 48081BEh R/W
                 W RXSTAT
                                  ffff [0000]
                                 --ff [0000] TransmitErrorCount
 48081C0h R/W
                 W TX ERR COUNT
                 W RX COUNT
 48081C4h R
                                  fixx [0000]
[1D0 - 1DE are 15 entries related to multiplayer response errors]
                 W CMD STAT
 48081D0h R/W
                                  ff-- [0000]
                 W CMD STAT
 48081D2h R/W
                                  ffff [00001
 48081D4h R/W
                 W CMD STAT
                                  ffff [00001
                 W CMD STAT
                                  ffff [0000]
 48081D6h R/W
                 W CMD STAT
 48081D8h R/W
                                  ffff [0000]
 48081DAh R/W
                 W CMD STAT
                                  ffff [0000]
                 W CMD STAT
 48081DCh R/W
                                  ffff [0000]
 48081DEh R/W
                 W CMD STAT
                                  ffff [0000]
Internal Diagnostics Registers (usually not used for anything)
                                  ---3 [0000]
 48081F0h R/W
                 W INTERNAL
                 W_INTERNAL
 4808204h ?
                                  fixx [0000]
 4808208h ?
                 W INTERNAL
                                  fixx [0000]
 480820Ch W
                 W INTERNAL
                                  fixx [0050]
 4808210h R
                 W TX SEQNO
                                  fixx [0000]
 4808214h R
                 W RF STATUS
                                  XXXX [0009]
                                                  (used by firmware part4)
                 W IF SET
                                  fbff [0000] Force Interrupt (set bits in W IF)
 480821Ch W
 4808220h R/W
                 W INTERNAL
                                  ffff [0000] Bit0-1: Enable/Disable WifiRAM
                                              (locks memory at 4000h-5FFFh)
                 W INTERNAL
                                  ---3 [0003]
 4808224h R/W
 4808228h W
                 W X 228h
                                  fixx [00001
                                                  (used by firmware part4) (bit3)
 4808230h R/W
                 W INTERNAL
                                  --ff [0047]
                                  -eff [0EFF]
 4808234h R/W
                 W INTERNAL
 4808238h R/W
                 W INTERNAL
                                  ffff [0000]; rx seq no-60h+/-x
                                                                    ;why that?
                                    ;other day: fixed value, not seg no related?
                 W INTERNAL
                                  fixx [0000] like W TXSTAT... ONLY for beacons?
 480823Ch ?
                                  ffff [00001
                                                  (used by firmware part4)
                 W X 244h
 4808244h R/W
 4808248h R/W
                 W INTERNAL
                                  ffff [0000]
 480824Ch R
                 W INTERNAL
                                  fixx [0000] ;rx mac addr 0
                                  fixx [0000] ;rx mac addr 1
 480824Eh R
                 W INTERNAL
                                  fixx [0000] ;rx mac addr 2
 4808250h R
                 W INTERNAL
                                 fixx [0000] (read: FFFFh=DS, EEEEh=DS-Lite)
 4808254h ?
                 W CONFIG 254h
```

```
4808258h ?
               W INTERNAL
                               fixx [0000]
480825Ch ?
               W INTERNAL
                               fixx [0000]
4808260h ?
               W INTERNAL
                               fixx [ OFEF]
                               fixx [0000] ;rx_addr 1 (usually "rxtx addr-x")
4808264h R
               W INTERNAL
4808268h R
               W RXTX ADDR
                               fixx [0005] ;rxtx addr
                               fixx [0000]; rx addr 2 (usually "rx addr 1-1")
4808270h R
               W INTERNAL
4808274h ?
               W INTERNAL
                               fixx [ 0001]
4808278h R/W
               W INTERNAL
                               ffff [000F]
480827Ch ?
               W INTERNAL
                               fixx [ 000Al
                               fixx [FFFF] bit 0 = ? (used by firmware part4)
4808290h (R/W) WX 290h
4808298h W
               W INTERNAL
                               fixx [0000]
48082A0h R/W
               W INTERNAL
                               ffff [0000]
48082A2h R
               W INTERNAL
                               XXXX [7FFF] 15bit shift reg (used during tx?)
48082A4h R
               W INTERNAL
                               fixx [0000] ;rx rate 1 not ALWAYS same as 2C4h
48082A8h W
               W INTERNAL
                               fixx [0000]
48082ACh ?
               W_INTERNAL
                               fixx [ 0038]
48082B0h W
               W INTERNAL
                               fixx [00001
               W INTERNAL
                               -1-3 [0000]
48082B4h R/W
48082B8h ?
               W INTERNAL
                               fixx [0000]
                               ---1 [0000]
48082C0h R/W
               W INTERNAL
               W_INTERNAL
                               fixx [000A] ; rx rate 2 (0Ah, 14h = 1, 2 Mbit/s)
48082C4h R
48082C8h R
               W_INTERNAL
                               fixx [0000] ; rx duration/length/rate (or so?)
48082CCh R
               W INTERNAL
                               fixx [0000] ;rx framecontrol; from ieee header
                                            ; "W POWERACK" (internal garbage)
48082D0h DIS
               W INTERNAL
                                            ;normally DISABLED (unless FORCE)
48082F0h R/W
               W INTERNAL
                               ffff [0000]
               W INTERNAL
                               ffff [0000]
48082F2h R/W
               W_INTERNAL
48082F4h R/W
                               ffff [0000]
48082F6h R/W
               W INTERNAL
                               ffff [0000]
```

All other ports in range 4808000h..4808FFFh are unused.

All registers marked as "W_INTERNAL" aren't used by Firmware part4, and are probably unimportant, except for whatever special diagnostics purposes. Reading from write-only ports (W) often mirrors to data from other ports.

Additionally, there are 69h Baseband Chip Registers (BB), and 0Fh RF Chip Registers (see BB and RF chapters).

For Wifi Power Managment (POWCNT2), for Wifi Waitstates (WIFIWAITCNT), and for the Power LED Blink Feature (conventionally used to indicate Wifi activity) see:

DS Power Management

For Wifi Configuration and Calibration data in Firmware Header, see:

DS Cartridges, Encryption, Firmware

Wifi RAM - NDS7 - Memory (4804000h..4805FFFh)

```
4804000h W_MACMEM RX/TX Buffers (2000h bytes) (excluding below specials) 4805F60h Used for something, not included in the rx circular buffer. 4805F80h W_WEPKEY_0 (32 bytes) 4805FA0h W_WEPKEY_1 (32 bytes) 4805FC0h W_WEPKEY_2 (32 bytes) 4805FE0h W_WEPKEY_3 (32 bytes) Unlike all other NDS memory, Wifi RAM is left uninitialized after boot.
```

5F80h - W WEPKEY 0 thru W WEPKEY 3 - Wifi WEP keys (R/W)

These WEP key slots store the WEP keys that are used for encryption for 802.11 keys IDs 0-3.

DS Wifi Control

4808000h - W ID - Wifi Chip ID (R)

0-15 Chip ID (1440h on NDS, C340h on NDS-lite)

The NDS-lite is more or less backwards compatible with the original NDS (the W_RXBUF_GAPDISP and W_TXBUF_GAPDISP are different, and most of the garbage effects on unused/mirrored ports are different, too).

4808004h - W MODE RST - Wifi Hardware mode / reset (R/W)

- O Adjust some ports (0/1=see lists below) (R/W) TX Master Enable for LOC1..3 and Beacon (0=Disable, 1=Enable)
- 1-12 Unknown (R/W)
- 13 Reset some ports (0=No change, 1=Reset/see list below) (Write-Only)
- 14 Reset some ports (0=No change, 1=Reset/see list below) (Write-Only)
- 15 Unknown (R/W)

4808006h - W MODE WEP - Wifi Software mode / Wep mode (R/W)

- 0-2 Unknown, specify a software mode for wifi operation
 - (may be related to hardware but a correlation has not yet been found)
- 3-5 WEP Encryption Key Size:

```
0=Reserved (acts same as 1)
```

1=64bit WEP (IV=24bit + KEY=40bit) (aka 3+5 bytes) ;standard/us

2=128bit WEP (IV=24bit + KEY=104bit) (aka 3+13 bytes) ;standard/world 3=152bit WEP (IV=24bit + KEY=128bit) (aka 3+16 bytes) ;uncommon

4=Unknown, mabye 256bit WEP (IV=24bit + KEY=232bit) (aka 3+29 bytes)?

5=Reserved (acts same as 1)

6=Reserved (acts same as 1)

7=Reserved (acts same as 1)

```
6 Unknown
8-15 Always zero
```

```
4808018h - W_MACADDR_0 - MAC Address (R/W)
480801Ah - W_MACADDR_1 - MAC Address (R/W)
480801Ch - W MACADDR 2 - MAC Address (R/W)
```

48bit MAC Address of the console. Should be initialized from firmware[036h]. The hardware receives only packets that are sent to this address (or to group addresses, like FF:FF:FF:FF:FF:FF).

```
4808020h - W_BSSID_0 - BSSID (R/W)
4808022h - W_BSSID_1 - BSSID (R/W)
4808024h - W_BSSID_2 - BSSID (R/W)
```

48bit BSSID stored here. Ie. the MAC address of the host, obtained from Beacon frames (on the host itself, that should be just same as W_MACADDR). See W_RXFILTER.

4808028h - W AID LOW (R/W)

Bit0-3 Maybe player-number, assuming that HW supports such? (1..15, or 0)

Bit4-15 Not used

Usually set equal to the lower 4bit of the W_AID_FULL value.

480802Ah - W AID FULL - Association ID (R/W)

Bit0-10 Association ID (AID) (1..2007, or zero) Bit11-15 Not used

4808032h - W WEP CNT - WEP Engine Enable (R/W)

0-14 Unknown (usually zero)

15 WEP Engine Enable (0=Disable, 1=Enable)

Normally, bit15 should be always set (but it will only affect WEP-encrypted packets, ie. packets with Frame Control bit14=1 in 802.11 header). When disabled, WEP packets aren't received at all (neither in encrypted nor decrypted form), and sending WEP packets might be also ignored(?).

The firmware contains some code that does toggle the bit off for a moment (apparently to reset something after transfer errors).

4808044h - W RANDOM - Random Generator (R)

0-10 Random

11-15 Not used (zero)

The random generator is updated at 33.51MHz rate, as such:

X = (X AND 1) XOR (X ROL 1); (rotation within 11bit range)

That random sequence goes through 5FDh different values before it restarts.

When reading from the random register, the old latched value is returned to the CPU, and the new current random value is then latched, so reads always return the older value, timed from the previous read.

Occassionally, about once every some thousand reads, the latching appears to occur 4 cycles earlier than normally, so the value on the next read will be 4 cycles older than expected.

The random register has ACTIVE mirrors.

```
48080BCh - W_PREAMBLE - Preamble Control (R/W)
```

```
Bit Dir Expl.

0 R/W Unknown (this does NOT affect TX)

1 R/W Preamble (0=Long, 1=Short) (this does NOT affect TX)

2 W Preamble (0=Long, 1=Short) (this does affect TX) (only at 2Mbit/s)

3-15 - Always zero
```

Short preamble works only with 2Mbit/s transfer rate (ie. when set like so in TX hardware header). 1Mbit/s rate always uses long preamble.

```
Type Carrier Signal SFD Value PLCP Header Data
Long 128bit, 1Mbit 16bit, 1Mbit 48bit, 1Mbit N bits, 1Mbit or 2Mbit
Short 56bit, 1Mbit 16bit, 1Mbit 48bit, 2Mbit N bits, 2Mbit
```

Length of the Carrier+SFD+PLCP part is thus 192us (long) or 96us (short).

Note: The Carrier+SFD+PLCP part is sent between IRQ14 and IRQ07 (not between IRQ07 and IRQ01).

Writing "0-then-1" to W MODE RST.Bit0 does reset following ports:

```
[4808034h]=0002h ;W_INTERNAL
[480819Ch]=0046h ;W_RF_PINS
[4808214h]=0009h ;W_RF_STATUS
[480827Ch]=0005h ;W_INTERNAL
[48082A2h]=? ;...unstable?
```

Writing "1-then-0" to W_MODE_RST.Bit0 does reset following ports:

```
[480827Ch]=000Ah; W INTERNAL
```

Writing "1" to W MODE RST.Bit13 does reset following ports:

```
[4808056h]=0000h; W RXBUF WR ADDR
[48080C0h]=0000h; W CMD TOTALTIME
[48080C4h]=0000h; W CMD REPLYTIME
[48081A4h] = 0000h; WX 1A4h
[4808278h]=000Fh; WINTERNAL
...Also, following may be affected (results are unstable though)...
                 ;or rather the actual port (which it is an mirror of)
[48080AEh]=?
                 ;W INTERNAL (occassionally unstable)
[48080BAh]=?
[4808204h]=?
                 ;W INTERNAL
                 ;W INTERNAL
[480825Ch]=?
                 ;W RXTX ADDR
[4808268h]=?
[4808274h]=?
                 ;W INTERNAL
```

Writing "1" to W MODE RST.Bit14 does reset following ports:

```
[4808006h]=0000h; W MODE WEP
[4808008h]=0000h; W TXSTATCNT
[480800Ah]=0000h ;W X 00Ah
[4808018h]=0000h; W MACADDR 0
[480801Ah]=0000h ;W MACADDR 1
[480801Ch]=0000h; W MACADDR 2
[4808020h]=0000h; W BSSID 0
[4808022h]=0000h; W BSSID 1
[4808024h]=0000h :W BSSID 2
[4808028h]=0000h; W AID LOW
[480802Ah]=0000h :W AID FULL
[480802Ch]=0707h :W TX RETRYLIMIT
[480802Eh]=0000h; W INTERNAL
[4808050h]=4000h :W RXBUF BEGIN
[4808052h]=4800h; W RXBUF END
[4808084h]=0000h; W TXBUF TIM
[48080BCh]=0001h; W PREAMBLE
[48080D0h]=0401h; W RXFILTER
[48080D4h]=0001h ;W CONFIG 0D4h
[48080E0h]=0008h; W RXFILTER2
[48080ECh]=3F03h ;W CONFIG 0ECh
[4808194h]=0000h; W TX HDR CNT
[4808198h]=0000h; WINTERNAL
[48081A2h]=0001h ;W X 1A2h
[4808224h]=0003h; W INTERNAL
[4808230h]=0047h; W INTERNAL
```

DS Wifi Interrupts

4808010h - W_IF - Wifi Interrupt Request Flags (R/W) 0 Receive Complete (packet received and stored in the RX fifo)

- 1 Transmit Complete (packet is done being transmitted) (no matter if error)
 2 Paccing Event Increment (TROC) and W. DYSTAT INC. IE)
- Receive Event Increment (IRQ02, see W_RXSTAT_INC_IE)
- 3 Transmit Error Increment (IRQ03, see W_TX_ERR_COUNT)
- 4 Receive Event Half-Overflow (IRQ04, see W_RXSTAT_OVF_IE)
- 5 Transmit Error Half-Overflow (IRQ05, see W_TX_ERR_COUNT.Bit7)
- Start Receive (IRQ06, a packet has just started to be received)
- 7 Start Transmit (IRQ07, a packet has just started to be transmitted)
- B Txbuf Count Expired (IRQ08, see W_TXBUF_COUNT)
- 9 Rxbuf Count Expired (IRQ09, see W_RXBUF_COUNT)
- 10 Not used (always zero, even when trying to set it with W_IF_SET)
- 11 RF Wakeup (IRO11, see W POWERSTATE)

- 12 Multiplay ...? (IRQ12, see W CMD COUNT)
- 13 Post-Beacon Timeslot (IRQ13, see W BEACONCOUNT2)
- 14 Beacon Timeslot (IRQ14, see W BEACONCOUNT1/W US COMPARE)
- 15 Pre-Beacon Timeslot (IRQ15, see W BEACONCOUNT1/W PRE BEACON)

Write a '1' to a bit to clear it. For the Half-Overflow flags that works ONLY if the counter MSBs are zero (ie. one must first read the counters (to reset them), and THEN acknowledge the corresponding W_IF bit).

The Transmit Start/Complete bits (Bit7,1) are set for EACH packet (including beacons, and including retries).

4808012h - W IE - Wifi Interrupt Enable Flags (R/W)

0-15 Enable Flags, same bits as W_IF (0=Disable, 1=Enable)

In W_IE, Bit10 is R/W, but seems to have no function since IRQ10 doesn't exist.

480821Ch - W_IF_SET (W_INTERNAL) - Force Wifi Interrupt Flags (W)

0-15 Set corresponding bits in W IF (0=No change, 1=Set Bit)

Notes: Bit10 cannot be set since no IRQ10 exists. This register does only set IRQ flags, but without performing special actions (such like W_BEACONCOUNT1 and W_BEACONCOUNT2 reloads that occur on real IRQ14's).

Wifi Primary IRQ Flag (IF.Bit24, Port 4000214h)

IF.Bit24 gets set <only> when (W IF AND W IE) changes from 0000h to non-zero.

IF.Bit24 can be reset (ack) <even> when (W IF AND W IE) is still non-zero.

Caution Caution Caution Caution Caution

That means, when acknowledging IF.Bit24, then NO FURTHER wifi IRQs

will be executed whilst and as long as (W_IF AND W_IE) is non-zero.

One work-around is to process/acknowledge ALL wifi IRQs in a loop, including further IRQs that may occur inside of that loop, until (W_IF AND W_IE) becomes 0000h.

Another work-around (for single IRQs) would be to acknowledge IF and W_IF, and then to set W_IE temporarily to 0000h, and then back to the old W_IE setting.

DS Wifi Power-Down Registers

4808036h - W POWER US (R/W)

- O Disable W_US_COUNT and W_BB_ports (0=Enable, 1=Disable)
- 1 Unknown (usually 0)
- 2-15 Always zero

Bit0=0 enables RFU by setting RFU.Pin11=HIGH, which activates the 22.000MHz oscillator on the RFU board, the 22MHz clock is then output to RFU.Pin26.

4808038h - W POWER TX (R/W)

```
transmit-related power save or sth
init from firmware[05Ch]
        Auto Wakeup (1=Leave Idle Mode a while after IRQ15)
  1
        Auto Sleep (0=Enter Idle Mode on IRQ13)
        Unknown
       Unknown (Write-only) (used by firmware)
  4-15 Always zero
480803Ch - W POWERSTATE (R/W)/(R)
        Unknown (usually 0)
                                                     (R/W)
       Request Power Enable (0=No, 1=Yes/queued) (R/W, but not always)
  1
  2-7 Always zero
        Indicates that Bit9 is about the be cleared (Read only)
        Current power state (0=Enabled, 1=Disabled) (Read only)
  10-15 Always zero
[value =1: queue disable power state] :<-- seems to be incorrect
[value =2: queue enable power state] :<-- seems to be correct
Enabling causes wakeup interrupt (IRQ11).
Note: That queue stuff seems to work only if W POWER US=0 and W MODE RST=1.
4808040h - W POWERFORCE - Force Power State (R/W)
        New value for W POWERSTATE.Bit9 (0=Clear/Delayed, 1=Set/Immediately)
  1-14 Always zero
        Apply Bit0 to W POWERSTATE.Bit9 (0=No, 1=Yes)
Setting W POWERFORCE=8001h whilst W POWERSTATE.Bit9=0 acts immediately:
  (Doing this is okay. Switches to power down mode. Similar to IR013.)
  [4808034h]=0002h; WINTERNAL
  [480803Ch] = 02xxh; W POWERSTATE
  [48080B0h]=0000h; W TXREQ READ
  [480819Ch]=0046h; W RF PINS
  [4808214h]=0009h; W RF STATUS (idle)
Setting W POWERFORCE=8000h whilst W POWERSTATE.Bit9=1 acts delayed:
  (Don't do this. After that sequence, the hardware seems to be messed up)
  W POWERSTATE.Bit8 gets set to indicate the pending operation,
  while pending, changes to W POWERFORCE aren't applied to W POWERSTATE,
  while pending, W POWERACK becomes Read/Write-able,
  writing 0000h to W POWERACK does clear W POWERSTATE.Bit8,
  and does apply POWERFORCE. Bit0 to W POWERSTATE. Bit9
  and does deactivate Port W POWERACK again.
4808048h - W POWER ? (R/W)
        Unknown
```

Create PDF in your applications with the Pdfcrowd HTML to PDF API

- 1 Unknown
- 2-15 Always zero

At whatever time (during transmit or so) it gets set to 0003h by hardware.

See also: POWCNT2, W_BB_POWER.

DS Wifi Receive Control

```
4808030h - W RXCNT - Wifi Receive Control (parts R/W and W)
        Copy W RXBUF WR ADDR to W RXBUF WRCSR
                                                                               (W)
  1-3
       Unknown
                                                                             (R/W)
  4-6
       Always zero
        Copy W TXBUF REPLY1 to W TXBUF REPLY2, set W TXBUF REPLY1 to 0000h (W)
  7
  8-14 Unknown
                                                                             (R/W)
        Enable Queuing received data to RX FIFO
  15
                                                                             (R/W)
48080D0h - W RXFILTER - (R/W)
        (0=Insist on W BSSID, 1=Accept no matter of W BSSID)
       Unknown (usual\overline{l}y zero)
  7
        Unknown (0 or 1)
        Unknown (0 or 1)
        Unknown (0 or 1)
  10
       Unknown (0 or 1)
                                (when set, receives beacons, and maybe others)
       Unknown (usually zero)
                                    ;reportedly "allow toDS" ?
  11
  12
        (0=Normal, 1=Accept even whatever garbage)
  13-15 Not used (always zero)
Specifies what packets to allow.
0000h = Disable receive
FFFFh = Enable receive.
0400h = Receives managment frames (and possibly others, too)
48080E0h - W RXFILTER2 - (R/W)
        Unknown (0=Receive Data Frames, 1=Ignore Data Frames) (?)
  1
        Unknown
        Unknown
        Unknown (usually set)
  4-15 Not used (always zero)
Firmware writes values 08h, 0Bh, 0Dh (aka 1000b, 1011b, 1101b).
```

Firmware usually has bit0 set, even when receiving data frames, so, in some situations data frames seem to pass-through even when bit0 is set...? Possibly that

situation is when W_BSSID matches...? Control/PS-Poll frames seem to be passed always (even if W RXFILTER2=0Fh).

DS Wifi Receive Buffer

The dimensions of the circular Buffer are set with BEGIN/END values, hardware automatically wraps to BEGIN when an incremented pointer hits END address

Write Area

Memory between WRCSR and READCSR is free for receiving data, the hardware writes incoming packets to this region (to WRCSR and up) (but without exceeding READCSR), once when it has successfully received a complete packet, the hardware moves WRCSR after the packet (aligned to a 4-byte boundary).

Read Area

Memory between READCSR and WRCSR contains received data, which can be read by the CPU via RD_ADDR and RD_DATA registers (or directly from memory). Once when having processed that data, the CPU must set READCSR to the end of it.

4808050h - W RXBUF BEGIN - Wifi RX Fifo start location (R/W)

4808052h - W RXBUF END - Wifi RX Fifo end location (R/W)

0-15 Byte-offset in Wifi Memory (usually 4000h..5FFEh)

Although the full 16bit are R/W, only the 12bit halfword offset in Bit1-12 is actually used, the other bits seem to have no effect. Some or all (?) of the below incrementing registers are automatically matched to begin/end, that is, after incrementing, IF adr=end THEN adr=begin.

4808054h - W_RXBUF_WRCSR - Wifi RX Fifo Write or "end" cursor (R)

0-11 Halfword Address in RAM

12-15 Always zero

This is a hardware controlled write location - it shows where the next packet will be written..

4808056h - W_RXBUF_WR_ADDR - Wifi RX Fifo Write Cursor Latch value (R/W)

0-11 Halfword Address in RAM

12-15 Always zero

This is a value that is latched into W_RXBUF_WRCSR, when the W_RXCNT latch bit (W_RXCNT.Bit0) is written.

4808058h - W RXBUF RD ADDR - Wifi CircBuf Read Address (R/W)

0 Always zero

1-12 Halfword Address in RAM for reading via W_RXBUF_RD_DATA

13-15 Always zero

The circular buffer limits are the same as the range specified for the receive FIFO, however the address can be set outside of that range and will only be affected by the FIFO boundary if it crosses the FIFO end location by reading from the circular buffer.

480805Ah - W_RXBUF_READCSR - Wifi RX Fifo Read or "start" cursor (R/W)

0-11 Halfword Address in RAM

12-15 Always zero

This value is specified the same as W_RXBUF_WRCSR - it's purely software controlled so it's up to the programmer to move the start cursor after loading a packet. If W_RXBUF_READCSR != W_RXBUF_WRCSR, then one or more packets exist in the FIFO that need to be processed (see the section on HW RX Headers, for information on calculating packet lengths). Once a packet has been processed, the software should advance the read cursor to the beginning of the next packet.

4808060h - W RXBUF RD DATA - Wifi CircBuf Read Data (R)

0-15 Data

returns the 16bit value at the address specified by W_RXBUF_RD_ADDR, and increments W_RXBUF_RD_ADDR by 2. If the increment causes W_RXBUF_RD_ADDR to equal the address specified in W_RXBUF_END, W_RXBUF_RD_ADDR will be reset to the address specified in W_RXBUF_BEGIN.

Ports 1060h, 6060h, 7060h are PASSIVE mirrors of 0060h, reading from these mirrors returns the old latched value from previous read from 0060h, but without reading a new value from RAM, and without incrementing the address.

4808062h - W RXBUF GAP - Wifi RX Gap Address (R/W)

0 Always zero

1-12 Halfword Address in RAM

13-15 Always zero

Seems to be intended to define a "gap" in the circular buffer, done like so:

Addr=Addr+2 and 1FFEh ;address increment (by W RXBUF RD DATA read)

- if Addr=RXBUF_END then ;normal begin/end wrapping (done before gap wraps)
 Addr=RXBUF_BEGIN
- if Addr=RXBUF_GAP then ;now gap-wrap (may include further begin/end wrap)
 Addr=RXBUF_GAP+RXBUF GAPDISP*2
 - if Addr>=RXBUF_END then Addr=Addr+RXBUF_BEGIN-RXBUF_END ;wrap more

To disable the gap stuff, set both W_RXBUF_GAP and W_RXBUF_GAPDISP to zero.

4808064h - W RXBUF GAPDISP - Wifi RX Gap Displacement Offset (R/W)

0-11 Halfword Offset, used with W_RXBUF_GAP (see there)

12-15 Always zero

Caution: On the DS-Lite, after adding it to W_RXBUF_RD_ADDR, the W_RXBUF_GAPDISP setting is destroyed (reset to 0000h) by hardware. The original DS leaves W_RXBUF_GAPDISP intact.

480805Ch - W RXBUF COUNT (R/W)

0-11 Decremented on reads from W_RXBUF_RD_DATA

12-15 Always zero

Triggers IRQ09 when it reaches zero, and does then stay at zero (without further decrementing, and without generating further IRQs).

Note: Also decremented on (accidental) writes to read-only W RXBUF RD DATA.

DS Wifi Receive Statistics

48081A8h - W_RXSTAT_INC_IF - Statistics Increment Flags (R)

0-12 Increment Flags (see Port 48081B0h..1BFh)

13-15 Always zero

Bitmask for which statistics have been increased at least once.

Unknown how to reset/acknowledge these bits... possibly by reading from 48081A8h, or by reading from 48081B0h..1BFh, or eventually/obscurely by writing to 48081ACh.

48081AAh - W RXSTAT INC IE - Statistics Increment Interrupt Enable (R/W)

0-12 Counter Increment Interrupt Enable (see 48081B0h..1BFh) (1=Enable)

13-15 Unknown (usually zero)

Statistic Interrupt Enable Control register for Count Up.

Note: ----> seems to trigger IRQ02 ...?

48081ACh - W_RXSTAT_OVF_IF - Statistics Half-Overflow Flags (R)

0-12 Half-Overflow Flags (see Port 48081B0h..1BFh)

13-15 Always zero

The W_RXSTAT_OVF_IF bits are simply containing the current bit7-value of the corresponding counters, setting or clearing that counter bits is directly reflected to W_RXSTAT_OVF_IF.

The recommended way to acknowledge W_RXSTAT_OVF_IF is to read the corresponding counters (which are reset to 00h after reading). For some reason, the firmware is additionally writing FFFFh to W_RXSTAT_OVF_IF (that is possibly a bug, or it does acknowledge something internally?).

48081AEh - W_RXSTAT_OVF_IE - Statistics Half-Overflow Interrupt Enable (R/W)

0-12 Half-Overflow Interrupt Enable (see Port 48081B0h..1BFh) (1=Enable)

13-15 Unknown (usually zero)

Statistic Interrupt Enable for Overflow, bits same as in W RXSTAT INC IE

Note: ----> seems to trigger IRQ04 ...?

48081B0h..1BFh - W RXSTAT - Receive Statistics (R/W, except 1B5h: Read-only)

W_RXSTAT is a collection of 8bit counters, which are incremented upon certain events. These entries are automatically reset to 0000h after reading. Should be accessed with LDRH opcodes (using LDRB to read only 8bits does work, but the read is internally expanded to 16bit, and so, the whole 16bit value will be reset to 0000h).

```
Port
                   Expl.
48081B0h R/W 0
                   W RXSTAT ?
                   Always 0 -
48081B1h -
                   W RXSTAT ?
48081B2h R/W 1
                                 "RX RateErrorCount"
                   W RXSTAT Length>2348 error
48081B3h R/W 2
                   W RXSTAT RXBUF Full error
48081B4h R/W 3
                                 (R) (but seems to exist; used by firmware)
48081B5h R
                   W RXSTAT ?
48081B6h R/W 5
                   W RXSTAT Length=0 or Wrong FCS Error
48081B7h R/W 6
                   W RXSTAT Packet Received Okav
                         (also increments on W MACADDR mis-match)
                         (also increments on internal ACK packets)
                          (also increments on invalid IEEE type=3)
                         (also increments TOGETHER with 1BCh and 1BEh)
                         (not incremented on RXBUF FULL error)
48081B8h R/W 7
                   W RXSTAT ?
48081B9h -
                   Always 0 -
48081BAh R/W 8
                   W RXSTAT ?
48081BBh -
                   Always 0
48081BCh R/W 9
                   W RXSTAT WEP Error (when FC.Bit14 is set)
                   W RXSTAT ?
48081BDh R/W 10
                  W RXSTAT (duplicated sequence control)
48081BEh R/W 11
                  W RXSTAT ?
48081BFh R/W 12
```

48081C4h - W RX COUNT (W INTERNAL) (R)

- 0-? Receive Okay Count (increments together with ports 48081B4h, 48081B7h)
- 8-? Receive Error Count (increments together with ports 48081B3h, 48081B6h)

Increments when receiving a packet. Automatically reset to zero after reading.

48081D0h..1DFh - W CMD STAT - Multiplay Response Error Counters (R/W)

The multiplay error counters are only used when sending a multiplay command (via W_TXBUF_CMD) to any connected slaves (which must be indicated by flags located in the second halfword of the multiplay command's frame body).

```
48081D0h Not used (always zero)
48081D1h..1DFh Client 1..15 Response Error (increments on missing replies)
```

If one or more of those slaves fail to respond, then the corresponding error counters get incremented (at the master side). Automatically reset to zero after reading.

Unknown if these counters do also increment at the slave side?

DS Wifi Transmit Control

48080ACh - W TXREQ RESET - Reset Transfer Request Bits (W)

0-3 Reset corresponding bits in W_TXREQ_READ (0=No change, 1=Reset)

4-15 Unknown (if any)

Firmware writes values 01h,02h,08h,0Dh, and FFFFh.

48080AEh - W TXREQ SET - Set Transfer Request Bits (W)

- 0-3 Set corresponding bits in W TXREQ READ (0=No change, 1=Set)
- 4-15 Unknown (if any)

Firmware writes values 01h.02h.05h.08h.0Dh.

48080B0h - W TXREQ READ - Get Transfer Request Bits (R)

- 0 Send W_TXBUF_LOC1 (1=Transfer, if enabled in W_TXBUF_LOC1.Bit15)
- 1 Send W TXBUF CMD (1=Transfer, if enabled in W TXBUF CMD.Bit15)
- Send W_TXBUF_LOC2 (1=Transfer, if enabled in W_TXBUF_LOC2.Bit15)
- Send W TXBUF LOC3 (1=Transfer, if enabled in W TXBUF LOC3.Bit15)
- 4 Unknown (Beacon?) (always 1, except when cleared via W POWERFORCE)
- 5-15 Unknown/Not used

Bit0-3 can be set/reset via W_TXREQ_SET/W_TXREQ_RESET. The setting in W_TXREQ_READ remains intact even after the transfer(s) have completed. If more than one of the LOC1,2,3 bits is set, then LOC3 is transferred first, LOC1 last.

Beacons are transferred in every Beacon Timeslot (if enabled in W TXBUF BEACON.Bit15).

Bit0,2,3 are automatically reset upon IRQ14 (by hardware).

48080B6h - W TXBUSY (R)

- 0 W TXBUF LOC1 (l=Requested Transfer busy, or not yet started at all)
- 1 W_TXBUF_CMD (1=Requested Transfer busy, or not yet started at all)
- 2 W TXBUF LOC2 (1=Requested Transfer busy, or not yet started at all)
- 3 W TXBUF LOC3 (1=Requested Transfer busy, or not yet started at all)
- 4 W_TXBUF_BEACON (1=Beacon Transfer busy)
- 5-15 Unknown (if any)

Busy bits. If all three W_TXBUF_LOC's are sent, then it goes through values 0Dh,05h,01h,00h; ie. LOC3 is transferred first, LOC1 last. The register is updated upon IRQ01 (by hardware).

Bit4 is set only in Beacon Timeslots.

48080B8h - W TXSTAT - RESULT - Status of transmitted frame (R)

For LOC1-3, this register is updated at the end of a transfer (upon the IRQ01 request), if retries occur then it is updated only after the final retry.

For BEACON, this register is updated only if enabled in W_TXSTATCNT.Bit15, and only after successful transfers (since beacon errors result in infinite retries).

For CMD, this register is updated only if enabled in W TXSTATCNT.Bit13,14).

Bit0/1 act similar to W_IF Bit1/3, however, the W_IF Bits are set after each transmit (including retries).

One (or more) Packet has Completed (1=Yes)
(No matter if successful, for that info see Bit1)

```
(No matter if ALL packets are done, for that info see Bit12-13)

Packet Failed (1=Error)

1 Packet Failed (1=Error)

2-7 Unknown/Not used

8-11 Usually 0, ...but firmware is checking for values 03h,08h,08h (gets set to 07h when transferred W_TXBUF_LOC1/2/3 did have Bit12=set) (gets set to 00h otherwise) (gets set to 03h after beacons; if enabled in W_TXSTATCNT.Bit15) (gets set to 08h or 08h after CMD; depending on W_TXSTATCNT.Bit13,14)

12-13 Packet which has updated W_TXSTAT (0=LOC1/BEACON/CMD, 1=LOC2, 2=LOC3)

14-15 Unknown/Not used
```

No idea how to reset bit0/1 once when they are set?

4808008h - W TXSTATCNT (R/W)

- 0-12 Unknown (usually zero)
- 13 Update W_TXSTAT=0B01h and trigger IRQ01 after CMD transmits (1=Yes)
- 14 Update W TXSTAT=0800h and trigger IRQ01 after CMD transmits (1=Yes)
- 15 Update W_TXSTAT and trigger IRQ01 after BEACON transmits (0=No, 1=Yes)

If both Bit13 and Bit14 are set, then Bit13 is having priority.

Note: LOC1..3 transmits are always updating W TXSTAT and triggering IRQ01.

4808194h - W TX HDR CNT - Disable Transmit Header Adjustments (R/W)

- 0 IEEE FC.Bit12 and Duration (0=Auto/whatever, 1=Manual/Wifi RAM)
- 1 IEEE Frame Check Sequence (0=Auto/FCS/CRC32, 1=Manual/Wifi RAM)
- 2 IEEE Sequence Control (0=Auto/W TX SEQNO, 1=Manual/Wifi RAM)
- 3-15 Always zero

Allows to disable automatic adjustments of the IEEE header and checksum.

Note: W_TX_SEQNO can be also disabled by W_TXBUF_LOCn.Bit13 and by TXHDR[04h].

4808210h - W TX SEQNO - Transmit Sequence Number (R)

- 0-11 Increments on IRQ07 (Transmit Start Interrupt)
- 12-15 Always zero

Also incremented shortly after IRQ12.

When enabled in W_TXBUF_LOCn.Bit13, this value replaces the upper 12bit of the IEEE Frame Header's Sequence Control value (otherwise, when disabled, the original value in Wifi RAM is used, and, in that case, W_TX_SEQNO is NOT incremented).

Aside from W_TXBUF_LOCn.Bit13, other ways to disable W_TX_SEQNO are: Transmit Hardware Header entry TXHDR[04h], and W_TX_HDR_CNT.Bit2.

DS Wifi Transmit Buffers

4808068h - W TXBUF WR ADDR - Wifi CircBuf Write Address (R/W)

0 Always zero

1-12 Halfword Address in RAM for Writes via W TXBUF WR DATA

13-15 Always zero

4808070h - W_TXBUF_WR_DATA - Wifi CircBuf Write Data (W)

0-15 Data to be written to address specified in W_TXBUF_WR_ADDR

After writing to this register, W_TXBUF_WR_ADDR is automatically incremented by 2, and, if it gets equal to W_TXBUF_GAP, then it gets additionally incremented by W_TXBUF_GAPDISP*2.

4808074h - W_TXBUF_GAP - Wifi CircBuf Write Top (R/W)

0 Always zero

1-12 Halfword Address

13-15 Always zero

4808076h - W TXBUF GAPDISP - CircBuf Write Offset from Top to Bottom (R/W)

0-11 Halfword Offset (added to; if equal to W_TXBUF_GAP)

12-15 Always zero

Should be "0-write_buffer_size" (wrap from end to begin), or zero (no wrapping).

Caution: On the DS-Lite, after adding it to W_TXBUF_WR_ADDR, the W_TXBUF_GAPDISP setting is destroyed (reset to 0000h) by hardware. The original DS leaves W_TXBUF_GAPDISP intact.

Note: W_TXBUF_GAP and W_TXBUF_GAPDISP may be (not TOO probably) also used by transmits via W_TXBUF_LOCn and W_TXBUF_BEACON (not tested).

```
4808080h - W TXBUF BEACON - Beacon Transmit Location (R/W)
```

4808090h - W TXBUF CMD - Multiplay Command Transmit Location (R/W)

48080A0h - W TXBUF LOC1 - Transmit location 1 (R/W)

48080A4h - W TXBUF LOC2 - Transmit location 2 (R/W)

48080A8h - W TXBUF LOC3 - Transmit location 3 (R/W)

0-11 Halfword Address of TX Frame Header in RAM

12 For LOC1-3: When set, W_TXSTAT.bit8-10 are set to 07h after transfer And, when set, the transferred frame-body gets messed up?

For BEACON: Unknown, no effect on $\mbox{W_TXSTAT}$

For CMD: Unknown, no effect on W_TXSTAT

13 IEEE Sequence Control (0=From W_TX_SEQNO, 1=Value in Wifi RAM)
 For BEACON: Unknown (always uses W_TX_SEQNO) (no matter of bit13)

14 Unknown

15 Transfer Request (1=Request/Pending)

For LOC1..3 and CMD, Bit15 is automatically cleared after (or rather: during?) transfer (no matter if the transfer was successful). For Beacons, bit15 is kept unchanged since beacons are intended to be transferred repeatedly.

The purpose of W_TXBUF_CMD is unknown... maybe for automatic replies...? Pictochat seems to use it for host-to-client data frames. W_TXBUF_CMD.Bit15 can be set ONLY while W_CMD_COUNT is non-zero.

48080B4h - W TXBUF RESET (W)

O Disable LOC1 (0=No change, 1=Reset W_TXBUF_LOC1.Bit15)

Disable CMD (0=No change, 1=Reset W_TXBUF_CMD.Bit15)

Disable LOC2 (0=No change, 1=Reset W_TXBUF_LOC2.Bit15)

Disable LOC3 (0=No change, 1=Reset W_TXBUF_LOC3.Bit15)

Unknown/Not used

Disable REPLY2 (0=No change, 1=Reset W_TXBUF_REPLY2.Bit15)

Disable REPLY1 (0=No change, 1=Reset W_TXBUF_REPLY1.Bit15)

Unknown/Not used

Firmware writes values FFFFh, 40h, 02h, xxxx, 09h, 01h, 02h, C0h.

4808084h - W TXBUF TIM - Beacon TIM Index in Frame Body (R/W)

- 0-7 Location of TIM parameters within Beacon Frame Body
- 8-15 Not used/zero

Usually set to 15h, that assuming that preceding Frame Body content is: Timestamp(8), BeaconInterval(2), Capability(2), SuppRatesTagLenParams(4), ChannelTagLenParam(3), TimTagLen(2); so the value points to TimParams (ie. after TimTagLen).

480806Ch - W TXBUF COUNT (R/W)

- 0-11 Decremented on writes to W TXBUF WR DATA
- 12-15 Always zero

Triggers IRQ08 when it reaches zero, and does then stay at zero (without further decrementing, and without generating further IRQs). Note: Not affected by (accidental) reads from write-only W TXBUF WR DATA.

DS Wifi Transmit Errors

Automatic ACKs

Transmit errors occur on missing ACKs. The NDS hardware is automatically responding with an ACK when receiving a packet (if it has been addressed to the receipients W_MACADDR setting). And, when sending a packet, the NDS hardware is automatically checking for ACK responses.

The only exception are packets that are sent to group addresses (ie. Bit0 of the 48bit MAC address being set to "1", eg. Beacons sent to FF:FF:FF:FF:FF:FF), the receipient(s) don't need to respond to such packets, and the sender always passes okay without checking for ACKs.

480802Ch - W_TX_RETRYLIMIT (R/W)

Specifies the maximum number of retries on Transmit Errors (eg. 07h means one initial transmit, plus up to 7 retries, ie. max 8 transmits in total).

- 0-7 Retry Count (usually 07h)
- 8-15 Unknown (usually 07h)

The Retry Count value is decremented on each Error (unless it is already 00h). There's no automatic reload, so W_TX_RETRYLIMIT should be reinitialized by software prior to each transmit (or, actually, there IS a reload?).

When sending multiple packets (by setting more than one bit with W_TXREQ_SET), then the first packet may eat-up all retries, leaving only a single try to the other packet(s).

48081C0h - W TX ERR COUNT - TransmitErrorCount (R/W)

- 0-7 TransmitErrorCount
- 8-15 Always zero

Increments on Transmit Errors. Automatically reset to zero after reading.

IRQ03 triggered when W TX ERR COUNT is incremented (for NON-beacons ONLY).

IRQ05 triggered when W TX ERR COUNT > 7Fh (happens INCLUDING for beacons).

Error Notification

Transmit Errors can be sensed via W_TX_ERR_COUNT, IRQ03, IRQ05, TX Hardware Header entry [00h], and W_TXSTAT.Bit1.

W TXBUF BEACON Errors

As the name says, W_TXBUF_BEACON is intended for sending Beacons to group addresses (which do not require to respond by ACKs). So, transmit errors would occur only when mis-using W_TXBUF_BEACON to send packets to individual addresses, but the W_TXBUF_BEACON error handling isn't fully implemented:

First of, W TX RETRYLIMIT isn't used, instead, W TXBUF BEACON errors will result in infinite retries.

Moreover, W_TXBUF_BEACON errors seem to increment W_TX_ERR_COUNT, but without generating IRQ03, however, IRQ05 is generated when W_TX_ERR_COUNT>7Fh.

Other Errors

The NDS transmit hardware seems to do little error checking on the packet headers. The only known error-checked part is byte [04h] in the TX hardware header (which must be 00h, 01h, or 02h). Aside from that, when sent to a group address, it is passing okay even with invalid IEEE type/subtypes, and even with Length/Rate entries set to zero. However, when sending such data to an individual address, the receiving NDS won't respond by ACKs.

Note

Received ACKs aren't stored in WifiRAM (or, possibly, they ARE stored, but without advancing W_RXBUF_WRCSR, so that the software won't see them, and so that they will be overwritten by the next packet).

DS Wifi Status

480819Ch - W RF PINS - Status of RF-Chip Control Signals (R)

0 Reportedly "carrier sense" (maybe 1 during RX.DTA?) (usually 0)

```
TX.MAIN (RFU.Pin17) Transmit Data Phase
                                                         (0=No, 1=Active)
      Unknown (RFU.Pin3) Seems to be always high
                                                         (Always 1=high?)
                                                         (Always zero)
 3-5 Not used
       TX.ON
             (RFU.Pin14) Transmit Preamble+Data Phase (0=No, 1=Active)
         Uhhh, no that seems to be still wrong...
         Bit6 is often set, even when not transmitting anything...
              (RFU.Pin15) Receive Mode
                                                         (0=No, 1=Enabled)
 8-15 Not used
                                                         (Always zero)
Physical state of the RFU board's RX/TX pins. Similar to W RF STATUS.
4808214h - W RF STATUS - Current Transmit/Receive State (R)
  0-3 Current Transmit/Receive State:
        0 = Initial Value on power-up (before raising W MODE RST.Bit0)
       1 = RX Mode enabled (waiting for incoming data)
       2 = Switching from RX to TX (takes a few clock cycles)
        3 = TX Mode active (sending preamble and data)
        4 = Switching from TX to RX (takes a few clock cycles)
        5 = Unknown, firmware checks for that value (maybe RX busy)
        6 = Unknown, firmware checks for that value (maybe RX busy)
        9 = Idle (upon IRQ13, and upon raising W MODE RST.Bit0)
        5 = Receive ACK phase ?
        6 =
        8 = Multiplay related ? (when sending through W TXBUF CMD ?)
 4-15 Always zero?
Numeric Status Code. Similar to W RF PINS.
```

4808268h - W RXTX ADDR - Current Receive/Transmit Address (R)

- 0-11 Halfword address
- 12-15 Always zero

Indicates the halfword that is currently transmitted or received. Can be used by Start Receive IRQ06 handler to determine how many halfwords of the packet have been already received (allowing to pre-examine portions of the packet header even when the whole packet isn't fully received). Can be also used in Transmit Start IRQ07 handler to determine which packet is currently transmitted.

DS Wifi Timers

48080E8h - W US COUNTCNT - Microsecond counter enable (R/W)

- Counter Enable (0=Disable, 1=Enable)
- 1-15 Always zero

Activates W_US_COUNT, and also W_BEACONCOUNT1 and W_BEACONCOUNT2 (which are decremented when lower 10bit of W_US_COUNT wrap from 3FFh to 000h). Note: W_POWER_US must be enabled, too.

```
48080F8h - W_US_COUNTO - Microsecond counter, bits 0-15 (R/W)
48080FAh - W_US_COUNT1 - Microsecond counter, bits 16-31 (R/W)
48080FCh - W_US_COUNT2 - Microsecond counter, bits 32-47 (R/W)
48080FEh - W_US_COUNT3 - Microsecond counter, bits 48-63 (R/W)
0-63 Counter Value in microseconds (incrementing)
Clocked by the 22.00MHz oscillator on the RFU board (ie. not by the 33.51MHz system clock). The 22.00MHz are divided by a 22-step prescaler.
```

48080EAh - W US COMPARECNT - Microsecond compare enable (R/W)

- O Compare Enable (0=Disable, 1=Enable) (IRQ14/IRQ15)
- 1 Force IRQ14 (0=No, 1=Force Now) (Write-only)
- 2-15 Always zero

Activates IRQ14 on W US COMPARE matches, and IRQ14/IRQ15 on W BEACONCOUNT1.

```
48080F0h - W_US_COMPARE0 - Microsecond compare, bits 0-15 (R/W)
48080F2h - W_US_COMPARE1 - Microsecond compare, bits 16-31 (R/W)
48080F4h - W_US_COMPARE2 - Microsecond compare, bits 32-47 (R/W)
48080F6h - W_US_COMPARE3 - Microsecond compare, bits 48-63 (R/W)
0 Always zero... firmware writes 1 though (maybe write-only flag?)
1-9 Always zero
10-63 Compare Value in milliseconds (aka microseconds/1024)
Triggers IRQ14 (see IRQ14 notes below) when W_US_COMPARE matches W_US_COUNT.
```

Usually set to FFFFFFFFFFFC00h (ie. almost/practically never). Instead, IRQ14 is usually derived via W BEACONCOUNT1.

480811Ch - W BEACONCOUNT1 (R/W)

Triggers IRQ14 and IRQ15 (see IRQ14/IRQ15 notes below) when it reaches 0000h (if W_PRE_BEACON is non-zero, then IRQ15 occurs that many microseconds in advance).

0-15 Decrementing Millisecond Counter (reloaded with W_BEACONINT upon IRQ14)

Set to W_BEACONINT upon IRQ14 events (unlike the other W_US_COMPARE related actions, this is done always, even if W_US_COMPARECNT is zero). When reaching 0000h, it is immediately reloaded (as for US_COUNT matches), so the counting sequence is ..,3,2,1,BEACONINT,.. (not 3,2,1,ZERO,BEACONINT).

4808134h - W BEACONCOUNT2 - Post-Beacon Counter (R/W)

0-15 Decrementing Millisecond Counter (reloaded with FFFFh upon IRQ14)

Triggers IRQ13 when it reaches 0000h (no matter of W_US_COMPARECNT), and does then stay fixed at 0000h (without any further decrement/wrapping to FFFFh).

Set to FFFFh upon IRQ14 (by hardware), the IRQ14 handler should then adjust the register (by software) by adding the Tag DDh Beacon header's Stepping

value (usually 000Ah) to it.

Seems to be used to indicate beacon transmission time (possible including additional time being reserved for responses)?

480808Ch - W BEACONINT - Beacon Interval (R/W)

Reload value for W BEACONCOUNT1.

0-9 Frequency in milliseconds of beacon transmission

10-15 Always zero

Should be initialized randomly to 0CEh..0DEh or so. The random setting reduces risk of repeated overlaps with beacons from other hosts.

4808110h - W PRE BEACON - Pre-Beacon Time (R/W)

0-15 Pre-Beacon Time in microseconds (static value, ie. NOT decrementing)

Allows to define the distance between IRQ15 and IRQ14. The setting doesn't affect the IRQ14 timing (which occurs at the W_BEACONCOUNT1'th millisecond boundary), but IRQ15 occurs in advance (at the W_BEACONCOUNT1'th millisecond boundary minus W_PRE_BEACON microseconds). If W PRE BEACON is zero, then both IRQ14 and IRQ15 occur exactly at the same time.

4808088h - W LISTENCOUNT - Listen Count (R/W)

0-7 Decremented by hardware at IRQ14 events (ie. once every beacon)

8-15 Always zero

Reload occurs immediately BEFORE decrement, ie. with W_LISTENINT=04h, it will go through values 03h,02h,01h,00h,03h,02h,01h,00h,etc.

480808Eh - W LISTENINT - Listen Interval (R/W)

0-7 Listen Interval, counted in beacons (usually 02h)

8-15 Always zero

Reload value for W_LISTENCOUNT.

480810Ch - W CONTENTFREE (R/W)

0-15 Decrementing microsecond counter

Operated always (no matter of W_US_COUNTCNT).

Once when it has reached 0000h, it seems to stay fixed at 0000h.

"[Set to the remaining duration of contention-free period when

receiving beacons - only *really* necessary for powersaving mode]"

IRQ13 Notes (Post-Beacon Interrupt)

IRQ13 is generated by W BEACONCOUNT2. It's simply doing:

W IF.Bit13=1 ; interrupt request

If W_POWER_TX.Bit1=0, then additionally enter sleep mode:

[4808034h]=0002h; W_INTERNAL; (similar to W_POWERFORCE=8001h)

[480803Ch]=02xxh; W_POWERSTATE; (W_TXREQ_READ.Bit4 is kept intact though)

```
[480819Ch]=0046h ;W RF PINS.7=0; disable receive (enter idle mode) (RX.0N=Low)
  [4808214h]=0009h; W RF STATUS=9; indicate idle mode
Unlike for IRQ14/IRQ15, that's done no matter of W US COMPARECNT.
IRQ14 Notes (Beacon Interrupt)
IRQ14 is generated by W US COMPARE, and by W BEACONCOUNT1.
Aside from just setting the IRQ flag in W IF, the hardware does:
  W BEACONCOUNT1=W BEACONINT
                                                           :next IR015/IR014
  (Above is NOT done when IRQ14 was forced via W US COMPARECNT.Bit1)
If W US COMPARECNT is 1, then the hardware does additionally:
  (Below IS ALSO DONE when IRQ14 was forced via W US COMPARECNT.Bit1)
  W IF.Bit14=1
  W BEACONCOUNT2=FFFFh ;about 64 secs (ie. almost never) ;next IRQ13 ("never")
  W TXREQ READ=W TXREQ READ AND FFF2h
  if W TXBUF BEACON.15 then W TXBUSY.Bit4=1
  if W_LISTENCOUNT=00h then W_LISTENCOUNT=W_LISTENINT
  W LISTENCOUNT=W LISTENCOUNT-1
If W TXBUF BEACON.Bit15=1, then following is done shortly after IRQ14:
  W RF PINS.Bit7=0 ; disable receive (RX.ON=Low)
                    ;indicate switching from RX to TX mode
  W RF STATUS=2
If W TXBUF BEACON.Bit15=1, then following is done a bit later:
  W RF PINS.Bit6=1 ;transmit preamble start (TX.ON=High)
  W RF STATUS=3
                    ;indicate TX mode
The IRO14 handler should then do the following (by software):
  W BEACONCOUNT2 = W BEACONCOUNT2 + TagDDhSteppingValue ;next IRQ13
For using only ONE of the two IRQ14 sources: W BEACONCOUNT1 can be disabled by setting both W BEACONCOUNT1 and W BEACONINT to zero.
W US COMPARE can be sorts of "disabled" by setting it to value distant from W US COUNT, such like compare=count-400h.
IRQ07 Notes (Transmit Start Data; occurs after preamble)
  W IF.Bit7=1
                    ;interrupt request
  W RF PINS.Bit1=1 ;start data transfer (preamble finished now) (TX.MAIN=High)
Below only if packet was sent through W TXBUF BEACON, or if it was sent via W TXBUF LOCn, with W TXBUF LOCn. Bit13 being zero:
  [TXBUF...] = W TX SEONO*10h :auto-adjust IEEE Sequence Control
  W TX SEQNO=W TX SEQNO+1
                                 ;increase sequence number
IRQ01 Notes (Transmit Done)
The following happens shortly before IRQ01:
  W RF PINS.Bit6=0 ; disable TX (TX.ON=Low)
  W RF STATUS=4
                    ;indicate switching from TX to RX mode
Then, upon IRO01, the following happens:
  W IF.Bit1=1
                    ;interrupt request
```

```
W RF PINS.Bit1=0 ; disable TX (TX.MAIN=Low)
 W RF PINS.Bit7=1 ;enable RX (RX.ON=High)
 W RF STATUS=1
                    ;indicate RX mode
IRQ15 Notes (Pre-Beacon Interrupt)
IRQ15 is generated via W BEACONCOUNT1 and W PRE BEACON. It's simply doing:
 if W US COMPARECNT=1 then W IF.Bit15=1
If W POWER TX.Bit0=1, then additionally wakeup from sleep mode:
 W RF PINS.Bit7=1 :enable RX (RX.ON=High) :\gets set like so a good while
                                            ;/after IRQ15 (but not immediately)
 W RF STATUS=1
                    :indicate RX mode
Beacon IRQ Sequence
 IRQ15 Pre-Beacon (beacon will be transferred soon)
                     (beacon will be transferred very soon) (carrier starts)
 IR014 Beacon
                     (beacon transfer starts) (if enabled in W TXBUF BEACON.15)
 IR007 Tx Start
                     (beacon transfer done) (if enabled in W TXSTATCNT.15)
 IR001 Tx End
 IRQ13 Post-Beacon (beacon transferred) (unless next IRQ14 occurs earlier)
That, for transmitting beacons. (For receiving, IRO07/IRO01 would be replaced by Rx IRO's, provided that a remote unit is sending beacons).
```

DS Wifi Multiplay Master

These registers are used for multiplay host-to-client (aka master to slave) commands.

```
48080EEh - W_CMD_COUNTCNT (R/W)
```

0 Enable W_CMD_COUNT (0=Disable, 1=Enable)
1-15 Always Zero

4808118h - W CMD COUNT (R/W)

0-15 Decremented once every 10 microseconds (Stopped at 0000h)

Written by firmware. Firmware IRQ14 handler checks for read value<=0Ah.

When it reaches zero, W_TXBUF_CMD is transferred (if enabled in W_TXBUF_CMD.Bit15, and in W_TXREQ_READ.Bit1), it does then trigger two (!) transfer start interrupts (IRQ07), transfer end is then indicated by a single IRQ12, optionally (when enabled in W_TXSTATCNT, IRQ01 (transfer done) is additionally generated (simultaneously with above IRQ12).

NOPE, above isn't quite right..... when W_CMD_COUNT is set to a very small value, then ONLY IRQ12 is triggered (so it might specify the duration during which the IRQ07's for W_TXBUF_CMD are allowed?)

48080C0h - W CMD TOTALTIME - (R/W)

0-15 Duration per ALL slave response packet(s) in microseconds

Before sending a MASTER packet, this port should be set to the same value as the MASTER packet's IEEE header's Duration/ID entry.

48080C4h - W CMD REPLYTIME - (R/W)

0-15 Duration per SINGLE slave response packet in microseconds

Before sending a MASTER packet, this port should be set to the expected per slave response time.

Note: Nintendo's multiboot/pictochat code is also putting this value in the 1st halfword of the MASTER packet's frame body.

At 2MBit/s transfer rate, the values should be set up sorts of like so:

```
master time = (master bytes*4)+(60h)
                                            ;60h = 96 \text{ decimal} = \text{short preamble}
slave \overline{\text{time}} = (\text{slave bytes*4}) + (\text{0D0h..0D2h})
all s\overline{l} ave time = (E\overline{A}h..F0h)+(slave time+0Ah)*num slaves
txhdr[2] = slave bits
                          ;hardware header (*)
           = all slave time ;ieee header (duration/id)
ieee[2]
           = slave time ;duration per slave (for multiboot/pictochat)
bodv[0]
           = slave_bits ;frame body -- required (*)
body[2]
[48080C0h] = all slave time ;
[48080C4h] = slave time
                              duration per slave;
[4808118h] = (388h+(num slaves*slave time)+master time+32h)/10
[4808090h] = 8000h+master packet address ;start transmit
```

With the byte values counting the ieee frame header+body+fcs.

(*) The hardware doesn't actually seem to use the "slave" bits" entry in the hardware header, instead, it is using the "slave" bits" entry in the frame body(!)

DS Wifi Multiplay Slave

These registers are used for multiplay client-to-host (aka slave to master) responses.

4808094h - W TXBUF REPLY1 - Multiplay Response Transmit Location 1 (R/W)

- 0-11 Halfword address
- 12-14 Unknown (the bits can be set, ie. they DO exist)
- 15 Enable

Response packet address. The register setting probably doesn't directly affect the hardware, it's sole purpose seems to initialize 4808098h (see there).

4808098h - W_TXBUF_REPLY2 - Multiplay Response Transmit Location 2 (R)

- 0-11 Halfword address
- 12-14 Unknown (the bits can be set, ie. they DO exist)
- 15 Enable

This register seems to contain the actual response packet address. However, since it's read-only, software cannot set it directly. Instead, software must write the address to 4808094h, and then latch it from 4808094h to 4808098h (via. W_RXCNT.Bit7).

Notes

Not sure if there's also auto-latching (similar to manual W_RXCNT.Bit7)?

Unknown if W TXBUF REPLY2.Bit15 is automatically reset after transfer?

Not sure if/how the hardware determines WHEN to send reply packets (eg. it should NOT send them after receiving Beacons) (eventually the Start Receive IRQ handler must examine the incoming packet, and then software must decide if it wants to respond by sending the reply) (if there are multiple slaves, the response order is probably automatically handled in respect to the local W_AID_LOW setting) (although, if, for example, ONLY slave 5 exists, then it ought to know that slave 5 is the <first> slave; that might happen if slave 1..4 have left the communication; that, unless the slaves would be automatically renumbered by software (?), so slave 5 would be become slave 1). Some of the Unknown Registers (namely Ports W_X_244h and W_X_228h) are probably also related to the REPLY function.

DS Wifi Configuration Ports

```
4808120h - W CONFIG 120h (R/W); init from firmware[04Ch]; 81ff 0048->SAME
4808122h - W CONFIG 122h (R/W); init from firmware[04Eh]; ffff 4840->SAME
4808124h - W CONFIG 124h (R/W); init from firmware[05Eh]; ffff 0000->0032
4808128h - W CONFIG 128h (R/W); init from firmware [060h]; ffff 0000->01F4
4808130h - W CONFIG 130h (R/W); init from firmware[054h]; 0fff 0142->0140
4808132h - W CONFIG 132h (R/W); init from firmware[056h]; 8fff 8064->SAME
4808140h - W CONFIG 140h (R/W); init from firmware[058h]; ffff 0000->E0E0
4808142h - W CONFIG 142h (R/W); init from firmware[05Ah]; ffff 2443->SAME
4808144h - W CONFIG 144h (R/W); init from firmware[052h]; 00ff 0042->SAME
4808146h - W CONFIG 146h (R/W); init from firmware[044h]; 00ff 0016->0002
4808148h - W CONFIG 148h (R/W); init from firmware[046h]; 00ff 0016->0017
480814Ah - W CONFIG 14Ah (R/W); init from firmware[048h]; 00ff 0016->0026
480814Ch - W CONFIG 14Ch (R/W); init from firmware[04Ah]; ffff 162C->1818
4808150h - W CONFIG 150h (R/W); init from firmware[062h]; ff3f 0204->0101
4808154h - W CONFIG 154h (R/W); init from firmware[050h]; 7a7f 0058->SAME
These ports are to be initialized from firmware settings.
```

Above comments show the R/W bits (eg. 81FFh means bit15 and bit8-0 are R/W, bit14-9 are always zero), followed by the initial value on Reset (eg. 0048h), followed by new value after initialization from firmware settings (eg. 0032h, or SAME if the Firmware value is equal to the Reset value; these values seem to be identical in all currently existing consoles).

Note: Firmware part4 changes W_CONFIG_124h to C8h, and W_CONFIG_128h to 7D0h, and W_CONFIG_150h to 202h, and W_CONFIG_140h depending on tx rate and preamble:

```
48080ECh - W_CONFIG_0ECh (R/W); firmware writes 3F03h (same as on power-up)
```

48080D4h - W CONFIG 0D4h (R/W); firmware writes 0003h (affectd by W MODE RST)

48080D8h - W_CONFIG_0D8h (R/W); firmware writes 0004h (same as on power-up)

4808254h - W_CONFIG_254h (?) ;firmware writes 0000h (read: EEEEh on DS-Lite)

Firmware just initializes these ports with fixed values, without further using them after initialization.

48080DAh - W_RX_LEN_CROP (R/W); firmware writes 0602h (same as on power-up)

- 0-7 Decrease RX Length by N halfwords for Non-WEP packets (usually 2)
- 8-15 Decrease RX Length by N halfwords for WEP packets (usually 6)

Used to exclude the FCS (and WEP IV+ICV) from the length entry in the Hardware RX Header.

DS Wifi Baseband Chip (BB)

BB-Chip Mitsumi MM3155 (DS), or BB/RF-Chip Mitsumi MM3218 (DS-Lite)

4808158h - W_BB_CNT - Baseband serial transfer control (W)

- 0-7 Index (00h-68h)
- 8-11 Not used (should be zero)
- 12-15 Direction (5=Write BB_WRITE to Chip, 6=Read from Chip to BB_READ)

Transfer is started after writing to this register.

480815Ah - W_BB_WRITE - Baseband serial write data (W)

- 0-7 Data to be sent to chip (by following W BB CNT transfer)
- 8-15 Not used (should be zero)

480815Ch - W BB READ - Baseband serial read data (R)

- 0-7 Data received from chip (from previous W BB CNT transfer)
- 8-15 Not used (always zero)

480815Eh - W BB BUSY - Baseband serial busy flag (R)

- 0 Transfer Busy (0=Ready, 1=Busy)
- 1-15 Always zero

Used to sense transfer completion after writes to W BB CNT.

Not sure if I am doing something wrong... but the busy flag doesn't seem to get set immediately after W_BB_CNT writes, and works only after waiting a good number of clock cycles?

4808160h - W BB MODE (R/W)

```
0-7 Always zero
8    Unknown (usually 1) (no effect no matter what setting?)
9-13 Always zero
14    Unknown (usually 0) (W_BB_READ gets unstable when set)
15    Always zero
```

This register is initialized by firmware bootcode - don't change.

4808168h - W BB POWER (R/W)

```
0-3 Disable whatever (usually 0Dh=disable)
4-14 Always zero
15 Disable W_BB_ports (usually 1=Disable)
Must be set to 0000h before accessing BB registers.
```

Read-Write-Ability of the BB-Chip Mitsumi MM3155 registers (DS)

```
Num Dir Expl.
Index
          1 R always 6Dh (R) (Chip ID)
00h
01h..0Ch 12 R/W 8bit R/W
0Dh..12h 6 -
                always 00h
13h..15h 3 R/W 8bit R/W
16h..1Ah 5 - always 00h
1Bh..26h 12 R/W 8bit R/W
          1 -
                always 00h
27h
28h..4Ch
            R/W 8bit R/W
4Dh
                always 00h or BFh (depending on other regs)
4Eh..5Ch
            R/W 8bit R/W
5Dh
          1 R always 01h (R)
5Eh..61h
                always 00h
          2 R/W 8bit R/W
62h..63h
                always FFh or 3Fh (depending on other regs)
64h
          1 R
65h
          1 R/W 8bit R/W
                always 00h
66h
67h..68h 2 R/W 8bit R/W
                always 00h
69h..FFh
```

Read-Write-Ability of the BB/RF-Chip Mitsumi MM3218 (DS-Lite)

Same as above. Except that reading always seems to return [5Dh]=00h. And, for whatever reason, Nintendo initializes DS-Lite registers by writing [00h]=03h and [66h]=12h. Nethertheless, the registers always read as [00h]=6Dh and [66h]=00h, ie. same as on original DS.

Important BB Registers

```
Registers 0..68h are initialized by firmware bootcode, and (most) of these settings do not need to be changed by other programs, except for:

Addr Initial Meaning
01h 0x9E [unsetting/resetting bit 7 initializes/resets the system?]
```

DS Wifi RF Chip

RF-Chip RF9008 (compatible to RF2958 from RF Micro Devices, Inc.) (Original DS) BB/RF-Chip Mitsumi MM3218 (DS-Lite)

```
480817Ch - W_RF_DATA2 - RF chip serial data/transfer enable (R/W)
```

For Type2 (ie. firmware[040h] <> 3):

- 0-1 Upper 2bit of 18bit data
- 2-6 Index (00h..1Fh) (firmware uses only 00h..0Bh)
- 7 Command (0=Write data, 1=Read data)
- 8-15 Should be zero (not used with 24bit transfer)

For Type3 (ie. firmware[040h]=3):

- 0-3 Command (5=Write data, 6=Read data)
- 4-15 Should be zero (not used with 20bit transfer)

Writing to this register starts the transfer.

480817Eh - W RF DATA1 - RF chip serial data (R/W)

For Type2 (ie. firmware[040h] <> 3):

0-15 Lower 16bit of 18bit data

For Type3 (ie. firmware[040h]=3):

- 0-7 Data (to be written to chip) (or being received from chip)
- 8-15 Index (usually 00h..28h) (index 40h..FFh are mirrors of 00h..3Fh)

This value should be set before setting W RF DATA2.

4808180h - W_RF_BUSY - RF chip serial busy flag (R)

- 0 Transfer Busy (0=Ready, 1=Busy)
- 1-15 Always zero

Used to sense transfer completion after writes to W RF DATA2.

4808184h - W RF CNT - RF chip serial control (R/W)

```
0-5 Transfer length (init from firmware[041h].Bit0-5)
6-7 Always zero
8 Unknown (init from firmware[041h].Bit7)
9-13 Always zero
14 Unknown (usually 0)
15 Always zero
```

This register is initialized by firmware bootcode - don't change.

Usually, Type2 has length=24bit and flag=0. Type3 uses length=20bit and flag=1.

Caution For Type2 (ie. firmware[040h] <> 3)

Before accessing Type2 RF Registers, first BB[01h] must have been properly initialized (ie. BB[01h].Bit7 must have been toggled from 0-to-1).

DS Wifi RF9008 Registers

RF9008 (RF2958 compatible)

2.4GHz Spread-Spectrum Transceiver - RF Micro Devices, Inc.

RF chip data (Type2) (initial NDS settings from firmware, example)

```
Firmware Index Data
(24bit)
          (4bit) (18bit)
00C007h = 00h + 0C007h; -also set to 0C008h for power-down
129C03h = 04h + 29C03h
141728h = 05h + 01728h;\these are also written when changing channels
1AE8BAh = 06h + 2E8BAh ; /
1D456Fh = 07h + 1456Fh
23FFFAh = 08h + 3FFFAh
241D30h = 09h + 01D30h; -bit10..14 should be also changed per channel?
""""50h = """ + """50h :firmware v5 and up uses narrower tx filter
280001h = 0Ah + 00001h
2C0000h = 0Bh + 00000h
069C03h = 01h + 29C03h
080022h = 02h + 00022h
0DFF6Fh = 03h + 1FF6Fh
```

RF[00h] - Configuration Register 1 (CFG1) (Power on: 00007h)

```
17-16 Reserved, program to zero (0)
```

15-14 Reference Divider Value (0=Div2, 1=Div3, 2=Div44, 3=Div1)

```
3
        Sleep Mode Current
                                (0=Normal, 1=Very Low)
 2
       RF VCO Regulator Enable (0=Disable, 1=Enable)
 1
       IF VCO Regulator Enable (0=Disable, 1=Enable)
       IF VGA Regulator Enable (0=Disable, 1=Enable)
 0
RF[01h] - IF PLL Register 1 (IFPLL1) (Power on: 09003h)
       IF PLL Enable
 17
                                            (0=Disable, 1=Enable)
 16
       TF PLL KV Calibration Enable
                                            (0=Disable, 1=Enable)
 15
       IF PLL Coarse Tuning Enable
                                            (0=Disable, 1=Enable)
       IF PLL Loop Filter Select
                                            (0=Internal, 1=External)
 14
       IF PLL Charge Pump Leakage Current (0=Minimum value, 1=2*Minimum value)
 13
 12
       IF PLL Phase Detector Polarity
                                            (0=Positive, 1=Negative)
 11
       IF PLL Auto Calibration Enable
                                            (0=Disable, 1=Enable)
                                            (0=Disable, 1=Enable)
 10
       IF PLL Lock Detect Enable
       IF PLL Prescaler Modulus
                                            (0=4/5 \text{ Mode. } 1=8/9 \text{ Mode})
       Reserved, program to zero (0)
       IF VCO Coarse Tuning Voltage
                                            (N=Voltage*16/VDD)
RF[02h] - IF PLL Register 2 (IFPLL2) (Power on: 00022h)
 17-16 Reserved, program to zero (0)
 15-0 IF PLL divide-by-N value
RF[03h] - IF PLL Register 3 (IFPLL3) (Power on: 1FF78h)
       Reserved, program to zero (0)
 17
 16-8 IF VCO KV Calibration, delta N value (signed) ;DeltaF=(DN/Fr)
 7-4 IF VCO Coarse Tuning Default Value
 3-0 IF VCO KV Calibration Default Value
RF[04h] - RF PLL Register 1 (RFPLL1) (Power on: 09003h)
 17-10 Same as for RF[01h] (but for RF, not for IF)
       RF PLL Prescaler Modulus (0=8/9 Mode, 1=8/10 Mode)
 8-0 Same as for RF[01h] (but for RF, not for IF)
RF[05h] - RF PLL Register 2 (RFPLL2) (Power on: 01780h)
 17-6 RF PLL Divide By N Value
 5-0 RF PLL Numerator Value (Bits 23-18)
RF[06h] - RF PLL Register 3 (RFPLL3) (Power on: 00000h)
 17-0 RF PLL Numerator Value (Bits 17-0)
RF[07h] - RF PLL Register 4 (RFPLL4) (Power on: 14578h)
 17-10 Same as for RF[03h] (but for RF, not for IF); and, DN=(deltaF/Fr)*256
```

```
RF[08h] - Calibration Register 1 (CAL1) (Power on: 1E742h)
  17-13 VC01 Warm-up Time ;TVC01=(approximate warm-up time)*(Fr/32)
        VCO1 Tuning Gain Calibration ;TLOCK1=(approximate lock time)*(Fr/128)
  12-8
        VCO1 Coarse Tune Calibration Reference ;VALUE=(average time)*(Fr/32)
  7-3
         Lock Detect Resolution (0..7)
  2-0
RF[09h] - TXRX Register 1 (TXRX1) (Power on: 00120h)
       Receiver DC Removal Loop
  17
                                          (0=Enable DC Removal Loop, 1=Disable)
       Internal Variable Gain for VGA (0=Disable/External, 1=Enable/Internal)
  16
       Internal Variable Gain Source (0=From TXVGC Bits, 1=From Power Control)
  15
  14-10 Transmit Variable Gain Select (TXVGC) (0..1Fh = High..low gain)
                                             (0=Wide Bandwidth, 7=Narrow)
  9-7
       Receive Baseband Low Pass Filter
                                             (0=Wide Bandwidth, 7=Narrow)
      Transmit Baseband Low Pass Filter
                               (0=Single-ended mode, 1=Differential mode)
       Mode Switch
       Input Buffer Enable TX (0=Input Buffer Controlled by TXEN, 1=By BBEN)
       Internal Bias Enable (0=Disable/External, 1=Enable/Internal)
  1
       TX Baseband Filters Bypass
                                          (0=Not Bypassed, 1=Bypassed)
RF[0Ah] - Power Control Register 1 (PCNT1) (Power on: 00000h)
  17-15 Select MID BIAS Level
                                                       (1.6V through 2.6V)
  14-9 Desired output power at antenna
                                                       (N*0.5dBm)
  8-3 Power Control loop-variation-adjustment Offset (signed, N*0.5dB)
  2-0 Desired delay for using a single TX PE line
                                                       (N*0.5us)
RF[0Bh] - Power Control Register 2 (PCNT2) (Power on: 00000h)
  17-12 Desired MAX output power when PABIAS=MAX=2.6V (N*0.5dBm)
  11-6 Desired MAX output power when PABIAS=MID BIAS (N*0.5dBm)
  5-0 Desired MAX output power when PABIAS=MIN=1.6V (N*0.5dBm)
RF[0Ch] - VCOT Register 1 (VCOT1) (Power on: 00000h)
       IF VCO Band Current Compensation (0=Disable, 1=Enable)
       RF VCO Band Current Compensation (0=Disable, 1=Enable)
  16
  15-0 Reserved, program to zero (0)
RF[0Dh..1Ah] - N/A (Power on: 00000h)
  Not used.
RF[1Bh] - Test Register 1 (TEST) (Power on: 0000Fh)
  17-0 This is a test register for internal use only.
RF[1Ch..1Eh] - N/A (Power on: 00000h)
```

Create PDF in your applications with the Pdfcrowd HTML to PDF API

Not used.

RF[1Fh] - Reset Register (Power on: 00001h)

17-0 Don't care (writing any value resets the chip)

DS Wifi Unknown Registers

480800Ah - W_X_00Ah (R/W)

0-15 Unknown (usually zero)

"[bit7 - ingore rx duplicates]" <--- that is NOT correct (no effect).

Firmware writes 0000h to it. That, done many times. So, eventually some bits in this register are automatically set by hardware in whatever situations, otherwise repeatedly writing 0000h to it would be kinda useless...?

Below Ports W_X_244h and W_X_228h might be related to deciding when to send multiplay replies...?

4808244h - W X 244h (R/W) x ffff [0000] (used by firmware part4)

Unknown. Seems to be W_IF/W_IE related. Firmware sets 4808Port 244h bits 6,7,12 to 1-then-0 upon IRQ06,IRQ07,IRQ12 respectively.

4808228h - W X 228h (W) fixx [0000] (used by firmware part4) (bit3)

Unknown. Firmware writes 8-then-0 (done in IRQ06 handler, after Port 4808244h access).

Below Ports 48081A0h, 48081A2h, 48081A4h are somehow related to BB[02h]...

48081A0h - W_X_1A0h - (R/W) -933 [0000]

- 0-1 Unknown
- 2-3 Always zero
- 4-5 Unknown
- 6-7 Always zero
- 8 Unknown
- 9-10 Always zero
- 11 Unknown
- 12-15 Always zero

Firmware writes values 000h, 823h. Seems to be power-related. The following experimental code toggles RXTX.ON (RFU.Pin4): "x=0 / @@lop: / [48081A0h]=x / [4808036h]=0 / x=x XOR 3 / wait_by_loop(1000h) / b @@lop".

Also, writing to port 48081A0h affects ports 4808034h, 480819Ch, 480821Ch, and 48082A2h.

48081A2h - W X 1A2h - (R/W) ---3 [0001] (used by firmware part4)

- 0-1 Unknown. Firmware writes values 03h, 01h, and VAR.
- 2-15 Always zero

Used in combination with Port 48081A0h, so it's probably power-related, too.

48081A4h - W_X_1A4h - (R/W) ffff [0000]

"Rate used when signal test is enabled (0x0A or 0x14 for 1 or 2 mbit)"

(Not too sure if that's correct, there is no visible relation to any rate.)

(This register seems to be R/W only on certain Port 48081A0h settings.)

Unknown. Firmware writes whatever.

4808290h - W X 290h - (R/W or Disabled)

Reportedly, this is the "antenna" register, which should exist on official devkits, allowing to switch between wired Ethernet, and wireless Wifi mode.

- 0 Unknown (R/W) (if present)
- 1-15 Not used

On normal NDS release versions, this register seems to be disabled (if it is implemented at all), and trying to read from it acts as for unused registers, ie. reads return FFFFh (or probably 0000h on NDS-lite). The NDS firmware contains code for accessing this port, even in release versions.

W INTERNAL

All registers marked as "W_INTERNAL" aren't used by Firmware part4, and are probably unimportant, except for whatever special diagnostics purposes.

Wifi DMA

Wifi RAM can be accessed with normal "Start Immediately" DMA transfers (typically by reading through W_RXBUF_RD_DATA, so the DMA automatically wraps from END to BEGIN).

Additionally, DMA0 and DMA2 can be reportedly synchronized to "Wireless Interrupt" (rather than using "Start Immediately" timing), no idea if/how that's working though... and if it gets started on any Wifi IRQ, or only on specific IRQs...?

Possibly some of the above unknown registers, or some unknown bits in other registers, are DMA related...?

Reportedly, early firmwares did use "Wireless Interrupt" DMAs (that'd be firmware v1/v2... or, only earlier unreleased prototype versions?).

DS Wifi Unused Registers

Wifi WS0 and WS1 Regions in NDS7 I/O Space

Wifi hardware occupies two 32K slots, but most of it is filled with unused or duplicated regions. The timings (waitstates) for WS0 and WS1 are initialized in WIFIWAITCNT (by firmware).

```
480000h-4807FFFh Wifi WSO Region (32K)
480800h-480800h Wifi WS1 Region (32K)
481000h-4FFFFFFh Not used (00h-filled)

Structure of the 32K Wifi Regions (WSO and WS1)
Wifi-WSO-Region Wifi-WS1-Region Content
4800000h-4800FFFh 4808000h-4808FFFh Registers
4801000h-4801FFFh 4809000h-4809FFFh Registers (mirror)
4802000h-4803FFFh 480A000h-480BFFFh Unused
4804000h-4805FFFh 480C000h-480DFFFh Wifi RAM (8K)
4806000h-4806FFFh 480E000h-480EFFFh Registers (mirror)
4807000h-4807FFFh 480F000h-480FFFFh Registers (mirror)
Wifi Registers (recommended 4808000h-4808FFFh) appear more stable in WS1?
```

Wifi RAM (recommended 4804000h-4805FFFh) appears more stable in WS0?

Unused Ports (Original NDS)

Aside from those ports listed in the Wifi I/O Map, all other ports in range 4808000h..4808FFFh are unused. On the original DS, reading from these ports returns FFFFh.

Unused Ports (NDS-Lite)

Reading from unused I/O ports acts as PASSIVE mirror of W_RXBUF_RD_DATA. Exceptions are: Ports 4808188h, and 48082D8h..48082E6h; which always return 0000h.

Unused Memory (Original NDS)

Unused Wifi Memory is at 2000h..3FFFh. On the original DS, reading from that region returns FFFFh.

Unused Memory (NDS-Lite)

Reading from unused memory acts as PASSIVE mirror of WifiRAM (ie. reading from it returns the value being most recently read from 4000h..5FFFh) (that not affected by indirect WifiRAM reads via W_RXBUF_RD_DATA) (and, that not affected by writes to wifi memory, including writes that do overwrite the most recent read value) (and, that only if WifiRAM is properly enabled, ie. Port 220h.Bits0-1 should be 0).

Moreover, certain addresses are additionally ORed with mirrored I/O Ports. That addresses are:

```
2030h, 2044h, 2056h, 2080h, 2090h, 2094h, 2098h, 209Ch, 20A0h, 20A4h, 20A8h, 20AAh, 20B0h, 20BAh, 21C0h, 2208h, 2210h, 2244h, 31D0h, 31D2h, 31D4h, 31D6h, 31D8h, 31DAh, 31DCh, 31DEh.
```

For example, 2044h is a PASSIVE mirror of WifiRAM, ORed with an ACTIVE mirror of W_RANDOM (Port 044h). Note that some mirrors are at 2000h-2FFFh, and some at 3000h-3FFFh. The W_CMD_STAT mirrors are PASSIVE (that, in unused memory region only) (in normal port-mirror regions like 1000h-1FFF, W_CMD_STAT mirrors are ACTIVE).

Known (W) Mirrors (when reading from Write-only ports)

```
Read from (W)
                        Mirrors to (NDS)
                                                Or to (NDS-Lite)
070h W TXBUF WR DATA
                        060h W RXBUF RD DATA
                                               074h W TXBUF GAP
078h W INTERNAL
                                               074h W TXBUF GAP
                        068h W TXBUF WR ADDR
OACH W TXREQ RESET
                        09Ch W INTERNAL
                                                ? (zero)
OAEh W TXREQ SET
                        09Ch W INTERNAL
                                                ? (zero)
0B4h W TXBUF RESET
                        0B6h W TXBUSY
                                                ? (zero)
                        15Ch W BB READ
158h W BB CNT
                                                ? (zero)
                        ? (zero)
15Ah W BB WRITE
                                                ? (zero)
178h W INTERNAL
                        17Ch W RF DATA2
                                                ? (zero)
20Ch W INTERNAL
                        09Ch W INTERNAL
                                                ? (zero)
21Ch W IF SET
                        010h W IF
                                               010h-OR-05Ch-OR-more?
                        ? (zero)
228h W X 228h
                                                ? (zero)
                        084h W TXBUF TIM
                                               084h W TXBUF TIM
298h W INTERNAL
2A8h W INTERNAL
                        238h W INTERNAL
                                               238h W INTERNAL
2B0h W INTERNAL
                        084h W TXBUF TIM
                                               084h W TXBUF TIM
```

Notes: The mirror to W RXBUF RD DATA is a passive mirror.

The DS-Lite mirror at 21Ch consists of several ports ORed with each other (known components are Ports 010h and 05Ch, but there seem to be even more values ORed with it).

Port Mirror Regions

The Wifi Port region at 000h..FFFh is mirrored to 1000h..1FFFh, 6000h..6FFFh, and 7000h..7FFFh. Many of that mirrored ports are PASSIVE mirrors. Eg. reading from 1060h (mirror of Port 060h, W_RXBUF_RD_DATA) returns the old W_RXBUF_RD_DATA value (but without loading a new value from Wifi RAM, and without incrementing W_RXBUF_RD_ADDR). However, other registers, like W_RANDOM do have ACTIVE mirrors.

DS Wifi Initialization

Initialization sequence

These events must be done somewhat in sequence. There is some flexibility as to how they can be ordered but it's best to follow this order:

```
[4000304h].Bit1 = 1 :POWCNT2 :-Enable power to the wifi system
 W MACADDR = firmware[036h]
                               :-Set 48bit Mac address
 reg[012h] = 0000h
                      ;W IE
                                ;-Disable interrupts
Wake Up the wireless system:
 reg[036h] = 0000h; W POWER US; \clear all powerdown bits
                                ; (works without that killer-delay ?)
 delay 8 ms
 reg[168h] = 0000h ; W BB POWER ; /
 IF firmware[040h]=02h
   temp=BB[01h]
                                ; for wifitype=02h only:
   BB[01h]=temp AND 7Fh
                               ; reset BB[01h].Bit7, then restore old BB[01h]
```

```
BB[01h]=temp
                                ; (that BB setting enables the RF9008 chip)
 ENDIF
 delay 30 ms
                                ;-(more killer-delay now getting REALLY slow)
 call init sub functions
                                ;- same as "Init 16 registers by firmware[..]"
                                   and "Init RF registers", below.
                                ; this or the other one probably not necessary
Init the Mac system:
  reg[004h] = 0000h
                      - W MODE RST
                                          ;set hardware mode
  reg[008h] = 0000h
                      - W TXSTATCNT
 rea[00Ah] = 0000h
                      - ? W X 00Ah
                                          :(related to rx filter)
  reg[012h] = 0000h
                      - W IE
                                          ; disable interrupts (again)
 reg[010h] = FFFFh
                      - W IF
                                          ;acknowledge/clear any interrupts
 rea[254h] = 0000h
                      - W CONFIG 254h
 reg[0B4h] = FFFFh
                      - W TXBUF RESET
                                          ;--reset all TXBUF LOC's
                      - W TXBUF BEACON
  reg[080h] = 0000h
                                          :disable automatic beacon transmission
 reg[02Ah] = 0000h
                      - W AID FULL
                                          :\clear AID
 reg[028h] = 0000h
                      - W AID LOW
                                          ;/
                      - W US COUNTCNT
  reg[0E8h] = 0000h
                                          :disable microsecond counter
  reg[0EAh] = 0000h
                      - W US COMPARECNT
                                         ; disable microsecond compare
                      - W CMD COUNTCNT
                                         ;(is 0001h on reset anyways)
  reg[0EEh] = 0001h
 reg[0ECh] = 3F03h
                      - W CONFIG OECh
  reg[1A2h] = 0001h
                      - ?
                      - ?
 reg[1A0h] = 0000h
  reg[110h] = 0800h
                      - W PRE BEACON
  reg[0BCh] = 0001h
                      - W PREAMBLE
                                          ; disable short preamble
 reg[0D4h] = 0003h
                      - W CONFIG 0D4h
  reg[0D8h] = 0004h
                      - W CONFIG 0D8h
                     - W RX LEN CROP
 reg[0DAh] = 0602h
                      - W TXBUF GAPDISP ;disable gap/skip (offset=zero)
  reg[076h] = 0000h
Init 16 registers by firmware [044h..063h]
 reg[146h] = firmware[044h] ; W CONFIG 146h
 reg[148h] = firmware[046h] : W CONFIG 148h
 reg[14Ah] = firmware[048h] ;W CONFIG 14Ah
  reg[14Ch] = firmware[04Ah] ;W CONFIG 14Ch
 reg[120h] = firmware[04Ch] ;W CONFIG 120h
 reg[122h] = firmware[04Eh] ; W CONFIG 122h
  reg[154h] = firmware[050h] ; W CONFIG 154h
 reg[144h] = firmware[052h] ; W CONFIG 144h
  reg[130h] = firmware[054h] ; W CONFIG 130h
 reg[132h] = firmware[056h] ; W CONFIG 132h
  reg[140h] = firmware[058h] ; W CONFIG 140h
 reg[142h] = firmware[05Ah] ;W CONFIG 142h
 reg[038h] = firmware[05Ch] ; W POWER TX
 reg[124h] = firmware[05Eh] ;W CONFIG 124h
```

```
reg[128h] = firmware[060h] ; W CONFIG 128h
 reg[150h] = firmware[062h] ; W CONFIG 150h
Init RF registers
 numbits = BYTE firmware[041h]
                                    ;usually 18h
 numbytes = (numbits+7)/8
                                    ;usually 3
  reg[0x184] = (numbits+80h) AND 017Fh -- W RF CNT
 for i=0 to BYTE firmware[042h]-1 ; number of entries (usually OCh) (0..0Bh)
   if BYTE firmware[040h]=3
   RF[i]=firmware[0CEh+i]
   else
   RF Write(numbytes at firmware[0CEh+i*numbytes])
   endif
Init the BaseBand System
  (this should be not required, already set by firmware bootcode)
  rea[160h] = 0100h : W BB MODE
 BB[0..68h] = firmware[64h+(0..68h)]
Set Mac address
  copy 6 bytes from firmware[036h] to mac address at 0x04800018 (why again ?)
Now just set some default variables
 reg[02Ch]=0007h ;W TX RETRYLIMIT - XXX needs to be set for every transmit?
 Set channel (see section on changing channels)
 Set Mode 2 -- sets bottom 3 bits of W MODE WEP to 2
 Set Wep Mode / key -- Wep mode is bits 3..5 of W MODE WEP
 BB[13h] = 00h ;CCA operation (use only carrier sense, without ED)
 BB[35h] = 1Fh ; Energy Detection Threshold (ED)
-- To further init wifi to the point that you can properly send
-- and receive data, there are some more variables that need to be set.
 reg[032h] = 8000h -- W WEP CNT
                                      ;Enable WEP processing
 reg[134h] = FFFFh -- W BEACONCOUNT2; reset post-beacon counter to LONG time
                                      ;\clear W AID value, again?!
  reg[028h] = 0000h -- W AID LOW
 reg[02Ah] = 0000h -- WAID_FULL
 reg[0E8h] = 0001h -- W US COUNTCNT ; enable microsecond counter
  rea[038h] = 0000h -- W POWER TX
                                      :disable transmit power save
  reg[020h] = 0000h -- W BSSID 0
  reg[022h] = 0000h -- W BSSID 1
                                      : clear BSSID
 reg[024h] = 0000h -- W BSSID 2
-- TX prepare
  reg[0AEh] = 000Dh -- W TXREQ SET
                                      ;flush all pending transmits (uh?)
-- RX prepare
  reg[030h] = 8000h
                       W RXCNT
                                        ;enable RX system (done again below)
 reg[050h] = 4C00h
                       W RXBUF BEGIN
                                        ; (example values)
  reg[052h] = 5F60h
                       W RXBUF END
                                        ;(length = 4960 bytes)
 reg[056h] = 0C00h/2 W RXBUF WR ADDR ; fifo begin latch address
```

```
reg[05Ah] = 0C00h/2 W RXBUF READCSR
                                           ;fifo end, same as begin at start.
  reg[062h] = 5F60h-2 W RXBUF GAP
                                     ;(set gap<end) (zero should work, too)
 reg[030h] = 8001h
                      W RXCNT ; enable, and latch new fifo values to hardware
  reg[030h] = 8000h
                       W RXCNT
                                     enable receive (again?)
  reg[010h] = FFFFh
                       W IF
                                     clear interrupt flags
 reg[012h] = whatever W IE
                                     set enabled interrupts
                      W RXSTAT OVF IE desired STAT Overflow interrupts
  reg[1AEh] = 1FFFh
                      W RXSTAT INC IE desired STAT Increase interrupts
  reg[1AAh] = 0000h
 reg[0D0h] = 0181h
                      W RXFILTER set to 0x581 when you successfully connect
                       to an access point and fill W BSSID with a mac
                       address for it. (W RXFILTER) [not sure on the values
                        for this vetl
 reg[0E0h] = 000Bh -- W RXFILTER2
                   -- ? W TXSTATCNT
  reg[008h] = 0000h
                                        ;(again?)
 reg[00Ah] = 0000h -- ? W X 00Ah
                                        ;(related to rx filter) (again?)
 reg[004h] = 0001h
                    -- W MODE RST
                                        :hardware mode
                    -- W US COUNTCNT
                                       ;enable microsecond counter (again?)
  reg[0E8h] = 0001h
 reg[0EAh] = 0001h -- W US COMPARECNT ;enable microsecond compare
 reg[048h] = 0000h -- W POWER ?
                                     ;[disabling a power saving technique]
  reg[038h].Bit1 = 0 -- W POWER TX
                                    ;[this too]
                                     ; [umm, it's done again. necessary?]
  reg[048h] = 0000h -- W POWER ?
 reg[0AEh] = 0002h -- W TXREQ SET;
 reg[03Ch].Bit1 = 1 -- W POWERSTATE ; queue enable power (RX power, we believe)
 reg[0ACh] = FFFFh -- W TXREQ RESET; reset LOC1..3
That's it, the DS should be now happy to send and receive packets.
```

It's very possible that there are some unnecessary registers set in here.

DS Wifi Flowcharts

Wifi Transmit Procedure

To transmit data via wifi (Assuming you've already initialized wifi and changed channels to the channel you want):

- (1) Copy the TX Header followed by the 802.11 packet to send anywhere it will fit in MAC memory (halfword-aligned)
- (2) Take the offset from start of MAC memory that you put the packet, divide it by 2, and or with 0x8000 - store this in one of the W TXBUF LOC registers
- (3) Set W TX RETRYLIMIT, to allow your packet to be retried until an ack is received (set it to 7, or something similar)
- (4) Store the bit associated with the W TXBUF LOC register you used into W TXREQ SET - this will send the packet.

(5) You can then read the result data in W_TXSTAT when the TX is over (you can tell either by polling or interrupt) to find out how many retries were used, and if the packet was ACK'd Of course, this is just the simplest approach, you can be a lot more clever about it.

Wifi Receive Procedure

To receive data via wifi, you either need to handle the wifi received data interrupt, or you need to poll W_RXBUF_WRCSR - whenever it is != W RXBUF READCSR, there is a new packet. When there is a new packet, take the following approach:

- (1) Calculate the length of the new packet (read "received frame length" which is +8 bytes from the start of the packet) total frame length is (12 + received frame length) padded to a multiple of 4 bytes.
- (2) Read the data out of the RX FIFO area (keep in mind it's a circular buffer and you may have to wrap around the end of the buffer)
- (3) Set the value of W_RXBUF_READCSR to the location of the next packet (add the length of the packet, and wrap around if necessary)

Keep in mind, W_RXBUF_READCSR and W_RXBUF_WRCSR must be multiplied by 2 to get a byte offset from the start of MAC memory.

Wifi Change Channels Procedure (ch=1..14)

```
For Type2 or Type5 (ie. firmware[040h]<>3): ;(Type2, used in Original-DS)
 RF[firmware[F2h+(ch-1)*6]/40000h] = firmware[F2h+(ch-1)*6] AND 3FFFFh
 RF[firmware[F5h+(ch-1)*6]/40000h] = firmware[F5h+(ch-1)*6] AND 3FFFFh
 delay a few milliseconds ;huh?
 IF RF[09h].bit16=0
                         ;External Gain (default)
   BB[1Eh]=firmware[146h+(ch-1)]
                                                           ;set BB.Gain register
 ELSEIF RF[09h].bit15=0 ;Internal Gain from TXVGC Bits
  RF[09h].Bit10..14 = (firmware[154h+(ch-1)] AND 1Fh)
                                                          ;set RF.TXVGC Bits
 ENDIF
For Type3 (ie. firmware[040h]=3): (Type3, used in DS-Lite)
 num initial regs = firmware[042h]
 addr=0CEh+num initial regs
 num bb writes = firmware[addr]
 num rf writes = firmware[43h]
 addr=addr+1
 for i=1 to num bb writes
   BB[firmware[addr]] = firmware[addr+ch]
   addr=addr+15
 next i
 for i=1 to num rf writes
   RF[firmware[addr]] = firmware[addr+ch]
   addr=addr+15
 next i
```

Congrats, you are now ready to transmit/receive on whatever channel you picked.

Channels

The IEEE802.11b standard (and the NDS hardware) support 14 channels (1..14).

Channels 1..13 use frequencies 2412MHz..2472MHz (in 5MHz steps). Channel 14 uses frequency 2484MHz. Which channels are allowed to be used varies from country to country, as indicated by Bit1..14 of firmware[03Ch]. Channel 14 is rarely used (dated back to an older japanese standard).

Caution: Nearby channels do overlap, you'll get transmission errors on packets that are transferred simultaneously with packets on nearby channels. But, you won't successfully receive packets from nearby channels (so you won't even "see" that they are there, which is bad, as it doesn't allow you to share the channel synchronized with other hosts; ie. it'd be better if two hosts are using the SAME channel, rather than to use nearby channels).

To avoid that problem, conventionally only channels 1,6,11 are used - however Nintendo uses channels 1,7,13 - which is causing conflicts between channel 6,7, and maybe also between 11,13.

DS Wifi Hardware Headers

Hardware TX Header (12 bytes) (TXHDR)

The TX header immediately precedes the data to be sent, and should be put at the location that will be given to the register activating a transmission.

Addr Siz Expl.

```
00h 2 Status - In: Don't care - Out: Status (0000h=Failed, 0001h=Okay)
        Unknown - In: Don't care
02h 2
          Bit0: Usually zero.
          Bit1..15 -----> flags for multiboot slaves number 1..15
           (Should be usually zero, except when sending multiplay commands
           via W TXBUF CMD. In that case, the slave flags should be ALSO
           stored in the second halfword of the FRAME BODY. Actually, the
          hardware seems to use only that entry (in the BODY), rather than
          using this entry (in the hardware header)).
04h 1 Unknown - In: Must be 00h..02h (should be 00h)
           (03h..FFh result in error: W TXSTAT.Bit1 gets set, but
          nethertheless header entry[00h] is kept set to 0001h=0kay)
           ;00h = use W TX SEQNO (if enabled in TXBUF LOCn)
          ;01h = force NOT to use W TX SEQNO (even if it is enabled in LOCn)
           :02h = seems to behave same as 01h
05h 1
        Unknown - In: Don't care - Out: Set to 00h
06h 2
        Unknown - In: Don't care
08h 1
        Transfer Rate (0Ah=1Mbit/s, 14h=2Mbit/s) (other values=1MBit/s, too)
09h 1
        Unknown - In: Don't care
        Length of IEEE Frame Header+Body+checksum(s) in bytes
0Ah 2
        (14bits, upper 2bits are unused/don't care)
```

The eight "Don't care" bytes should be usually set to zero (although setting them to FFh seems to be working as well). Entries [00h] and [05h] are modified by hardware, all other entries are kept unchanged.

Important note! TX length includes the length of a 4-byte "FCS" (checksum) for the packet. The hardware generates the FCS for you, but you still must include it in the packet length. Also note that if the 802.11 WEP enabled bit is set in the header, the packet will be automatically encrypted via the wep algorithm - however, the software is responsible for providing the 4-byte IV block with the WEP key ID and the 24bit IV value. - ALSO, you must include the length of the *encrypted* FCS used in packets that have wep enabled (increase the tx length by another 4 bytes) - this value is calculated automaticly for you, but you are responsible for including it in the length of your packet (if you have data there, it'll be replaced by the FCS.)

Hardware RX Header (12 bytes) (RXHDR)

The RX header is an informational structure that provides needed information about a received packet. It is written right before the received packet data in the rx circular buffer.

```
Addr Siz Expl.
00h 2
        Flags
           Bit0-3: Frame type/subtype:
            0 managment/any frame (except beacon and invalid subtypes)
            1 managment/beacon frame
            5 control/ps-poll frame
            8 data/any frame (subtype0..7) (ie. except invalid subtypes)
            C,D,E,F unknown (firmware is checking for that values)
                 firmware uses it for data/cf-poll frame, FromDs (*)
                 firmware uses it for data/cf-ack frame, FromDs
            E,F firmware uses it for data/cf-ack frame, ToDs
             (*) with DA=broadcast
                  Seems to be always set
           Bit4:
          Bit5-7: Seems to be always zero
          Bit8: Set when FC.Bit10 is set (more fragments)
          Bit9: Set when the lower-4bit of Sequence Control are nonzero,
                it is also set when FC.Bit10 is set (more fragments)
                 So, probably, it is set on fragment-mismatch-errors
          Bit10-14: Seems to be always zero
          Bit15: Set when Frame Header's BSSID value equals W BSSID register
02h 2
        Unknown (usually 0040h)
         Time since last packet (eq. when receiving beacons: total random on
04h 2
         first some packets, but later on it gets equal to Beacon Interval)
         In other cases, this value is equal to the 1st 2 bytes of the DA?
         [Above time/da effects might be explained by other reason: maybe
         this entry is left unchanged, simply containing old WifiRAM value?]
        Transfer Rate (N*100kbit/s) (ie. 14h for 2Mbit/s)
06h 2
         Length of IEEE Frame Header+Body in bytes (excluding FCS checksum)
08h 2
```

OAh 1 MAX RSSI ;\Recieved Signal Strength Indicator OBh 1 MIN RSSI :/

Important Note: Received frame lengths are always multiples of 4 bytes. While the actual header length + received frame length may be less, when incrementing the read cursor you must pad the length to a multiple of 4 bytes.

IEEE Header

The above Hardware headers should (must) be followed by valid IEEE headers. Although that headers are to be generated by software, the hardware does do some interaction with the IEEE headers, such like comparing address fields with W_MACADDR and W_BSSID. And, it does modify some entries of it:

- 1) The sequence control value is replaced by W_TX_SEQNO*10h (when enabled in W_TXBUF_LOCn.Bit13), this replacement does also overwrite the local TXBUF value.
- 2) The frame control value is modified, namely, the hardware tends to set Bit12 of it. This replacement does NOT modify the local TXBUF, but the remote RXBUF will receive the modified value. Also, Bit0-1 (protocol version) are forcefully set to 0.
- 3) Transmits via W_TXBUF_BEACON do additionally modify the 64bit timestamp (so W_TXBUF_BEACON should be used ONLY for packets WITH timestamp, ie. Beacons or Probe-Responses). The local TXBUF seems to be left unchanged, but the remote RXBUF will contain the (sender's) W_US_COUNT value.
- C) For Control Frames, the hardware headers Length value is transferred as normally (ie. excluding the FCS length, remote RXBUF will contain TXBUF length minus 4), but no matter of that length value only 10 or 16 bytes (depending on the subtype) of the IEEE frame are actually transferred and/or stored in RXBUF.
- X) For Control Frames with Subtype 0Ah, the AID entry is set to C000h, that, probably ORed with original value in WifiRAM, or with the W_AID_FULL register?
- XX) No idea if it's possible to send Control Frames with subtype 0Bh..0Fh, as for now, it seems that either they aren't sent, or the receipient is ignoring them (or processing them internally, but without storing them in RXBUF).

DS Wifi Multiboot

Available Game Advertisement

WMB uses beacon frames to advertise available games for download. The beacon frames are normally used to advertise available access points in most 802.11 systems, but there is nothing preventing their use in this capacity. The advertisement data is fragmented and stored partially in each beacon frame as the payload of a custom information element (tag: 0xDD).

The DS Download Play menu only lists games when the beacons are broadcasted on one of the following channels: 1, 3, 4, 5, 7, 9, 10, 11, 13, and 14 (that is WRONG, firmware_v3 checks only channels 1,7,13). However, the DS hosting mechanism only seems to transmit on channels 1, 7, and 13 (apparently selected at random).

All beacon frames transmitted by a DS host have the following format:

802.11 management frame

```
802.11 beacon header
 Supported rates (tagged IE, advertises 1 Mbit and 2 Mbit)
 DS parameter set (tagged IE, note: Distribution System, not Nintendo DS)
 TIM vector (tagged IE, transmitted as empty)
 Custom extension (tagged IE, tag 0xDD)
Nintendo specific beacon fragment format (information element code 0xDD):
 Offset Description
 00h Nintendo Beacon ID (00h.09h.BFh.00h)
 04h Stepping Offset for 4808134h/W BEACONCOUNT2 (always 000Ah)
 06h Strange Timestamp (W US COUNT*2-VCOUNT*7Fh)/128 (0000h for multiboot)
 08h 01 00
 0Ah 40 00
 0Ch 24 00
 0Eh 40 00
 10h Randomly generated stream code
 12h Number of bytes from entry 18h and up (70h for multiboot) (0 if Empty)
 13h Beacon Type
                      (OBh=Multiboot, O1h=Multicart/Pictochat, O9h=Empty)
 14h 0100 0008
                    (some kind of max, min values?)
For Empty (length zero, is used at very begin of multiboot)
 18h No data.
For Multicart (variable length)
 18h Custom data, usually containing the host name, either in 8bit ascii,
      or 16bit unicode format. Sometimes taken from Firmware User Settings,
      and sometimes from Cartridge Backup Memory.
For Pictochat (length 8)
 18h Fixed (always 2348h)
 1Ah xxxx
 1Ch Chatroom number (00h..03h for Chatroom A..D)
 1Dh Number of users already connected (01h..10h) (including host)
 1Eh Fixed (always 0004h)
For Multiboot (always 70h bytes)
 18h 24 00 40 00 (varies from game to game)
 1Ch End of advertisement flag (00 for non-end, 02 for end packets)
 1Dh Always 00, 01, 02, or 04
 1Eh Number of players already connected
 1Fh Sequence number (0 .. total advertisement length)
 20h Checksum (on entries 22h and up)
         chksum=0, for i=22h to 86h step 2, chksum=chksum+halfword[i], next i,
         chksum=FFFFh AND NOT (chksum+chksum/10000h)
 22h Sequence number in non-final packet, # of players in final packet
 23h Total advertisement length - 1 (in beacons)
 24h Datasize in bytes (2 byte little-endian)
```

```
(0062h for seq 0..7, 0048h for seq 8, 0001h for seq 9) 26h Data (always 62h bytes, padded with 00h if Datasize<62h)
```

The advertisement fragments are reordered and assembled according to their internal sequence number, to form the overall advertisement payload, as defined below:

```
Offset Size Description
000h 32 Icon Palette (same as for ROM Cartridge Icon)
020h 512 Icon Bitmap (same as for ROM Cartridge Icon)
220h 1 Unknown (0Bh)
221h 1 Length of hosting name ;(probably same as firmware
222h 20 Name of hosting DS (10 UCS-2) ;user name?)
236h 1 Max number of players
237h 1 Unknown (00h)
238h 96 Game name (48 UCS-2) (same as 1st line of ROM Cartridge Title)
298h 192 Description (96 UCS-2) (same as further lines of ROM Cart Title)
358h 64 00's if no users are connected <---WRONG: LEN=1, not 64
398h 0 End of data if no users are connected
```

Authentication process

Once a user B chooses a download offered by a host A, the following standard 802.11 authentication process observed.

Host A advertises a game in beacon frames as described above Client B sends an authentication request (sequence 1) to A Host A replies with an ACK Host A sends an authentication reply (sequence 2) to B Client B replies with an association request Host A replies with an ACK Host A sends an association response Client B responds with an ACK

After this, the two are associated, and will remain so until the transfer is complete or one is idle for several seconds, at which point they will de-associate. For more information on the association process, see the 802.11 standard.

Download process (after authentication)

```
Host sends Pings (type 0x01, replies are 0x00, 0x07) Host sends RSA frame (type 0x03, replies 0x08) Host sends NDS header (type 0x04, replies 0x09) Host sends ARM9 binary (type 0x04, replies 0x09) Host sends ARM7 binary (type 0x04, replies 0x09) Host terminates transfer (type 0x05, no replies)
```

The WMB protocol ostensibly implements layers 3 to 7 of the OSI network model, but does not define a new type of network addresses. However, it does define a couple of special broadcast-like MAC addresses within the assigned Nintendo namespace (00:09:BF).

Flows

The three channels or "flows" used for all communications after the MAC broadcast beacons take the form 03:09:BF:00:00:xx, where xx is:

```
00 for the main data flow, from host to client (sent via Port 4808090h)
10 for the client to host replies (sent via Port 4808094h)
03 for the feedback flow, host to client (acknowledges the replies)
```

Observed commands

Command	Description
0×01	Ping / Name request
0x03	RSA signature frame
0×04	Data packet
0x05	Post-idle / unknown

Observed replies

Reply ID	Description
0×00	Pong (ping reply)
0×07	Name reply
0x08	RSA frame reply
0x09	Data packet reply

The host does something unusual with the 802.11 sequence control field, each packet sent out on the 00 flow has a sequence control number 2 greater than the previous one, even if they are sent sequentially. When the host acknowledges a reply (on flow 03) from the client about a particular packet, it uses the sequence number one after the original packet number it sent out on 00. This is the root of one of the major problems in finding a PC card that can transmit WMB packets, as very few cards provide user control over it. Even when a card is capable of 'raw' 802.11 transmission, it typically takes care of the sequence control field in hardware or firmware, filling it with a constantly incrementing number.

Host-to-client packets (on the 0x00 flow)

0 1 2 3 4 5 6..e-3 e-2 e-1 e-0 06 01 02 00 Size Flags Payload 00 02 00

Above first two bytes are W_CMD_REPLYTIME.

Above next two bytes are slave flags (bit1..15 for slave 1..15) (1=connected).

The size field is in terms of half-words (16 bits), and includes the flags byte along with the payload (so a size of 0x03 represents a flag byte, a command byte, and 4 bytes of payload).

When flags is 0x11, the first byte of the payload is a command. There seems to be no important data when flags is not 0x11 (seen occasionally as 0x01), and ignoring them still results in a complete dump.

The Ping messages (type 0x00) have a payload size of 0x03, but always contain zeroes in the payload. They seem to be used only to keep the connection alive while waiting for the host DS to start the transfer, to prevent a time-out de-association.

RSA signature frame payload (type 0x03)

The RSA frame format (type 0x03) sends a table of information about the game being downloaded (most of it redundant with the NDS header), as well as the RSA signature for the DS.

Notably: the RSA frame itself is not included as part of the data being signed, bringing up various security issues and making Nintendo's firmware engineers look amateurish at best.

There are several abortive sendings of empty RSA frames with a size field of 0x03, before the real frame is sent (always with a size field of 0x75).

```
ARM9 execute address
00h 4
04h 4
       ARM7 execute address
08h 4
       Zerofilled
0Ch 4
       Header destination (temp)
10h 4
       Header destination (actual)
14h 4
       Header size (160h)
18h 4
       Zerofilled
1Ch 4
       ARM9 destination address (temp)
20h 4
       ARM9 destination address (actual)
24h 4
       ARM9 binary size
28h 4
       Zerofilled
       ARM7 destination address (temp) (usually 22C0000h in Main RAM)
2Ch 4
       ARM7 destination address (actual) (usually somewhere in WRAM)
30h 4
       ARM7 binary size
34h 4
       Unknown (00000001h)
38h 4
       Signature ID (61h,63h,01h,00h) (aka "ac", or backwards "ca") ;\
3Ch 4
40h 80h Signature RSA (RSA signature in OpenPGP SHA1 format)
       Signature Footer
C0h 4
C4h 36 Zerofilled
       End of frame payload
```

The offsets in the table are from after the command byte, i.e. two bytes into the 234 bytes of payload including the flags.

The temp/actual destination addresses are usually identical, except for ARM7 which is loaded to a separate temp address in Main RAM (needed there for computing its SHA1 on ARM9 side).

The RSA signature is as so: First compute SHA1's on Header and ARM9 and ARM7 areas, and store them in a 40h-byte array:

```
00h 14h SHA1 on Header
14h 14h SHA1 on ARM9 bootcode
28h 14h SHA1 on ARM7 bootcode
3Ch 4 Signature Footer (the four bytes from [C0h])
```

Then compute a SHA1 on that 40h-byte array, that SHA1 value is then used in the RSA signature (in OpenPGP SHA1 format, ie. same as SWI 23h in DSi BIOS). The RSA private key is unknown, the RSA public key (9Eh,C1h,CCh,C0h,...) can be found in the NDS Firmware and in the DSi's DS Download Play utility.

Unknown if the 4-byte Footer value is having any special meaning (eg. it might be some checksum, or it might be just some random/timestamp). The 4+80h+4 signature bytes at [3Ch..C3h] are conventionally stored at the "end" of the binary, ie. at the offset specified in cartheader[80h].

Data packet (type 0x04)

The data packets (type 0x04) include a transport-layer sequence number inside of the data packet itself, but no destination offset or other mechanism to allow the packets to be processed out-of-order. The only way to place the data at the correct location in memory is to re-order the packets according to the sequence number and process them sequentially.

```
0 1 2 3 .. End
00 [Sequence #] xx .. yy
```

The sequence number is a zero based little-endian number. Each packet only contains data for one of the three destination blocks (header, ARM9, ARM7), so the change-of-destination check only needs to be made on packet boundaries.

Client to Host Replies (on the 0x10 flow)

The replies from client to host are sent on the 0x10 flow. The client uses an incrementing sequence control number for all of its packets, with no unusual trickery. Each reply is sent as a standard 802.11 data frame (typically as a Data + CF-Acknowledgement), consisting of 10 data bytes for the WMB payload. The first two are always 0x04 0x81, with the third byte indicating the type of reply, and the remaining 7 bytes being reply-specific.

Idle / Pong reply (type 0x00)

```
0 1 2 3 4 5 6 7 8 9
04 81 00 00 00 00 00 00 00 00
```

One type of packet frequently sent before a download gets underway is what I have termed the Idle or Pong packet (in response to 0x00 'Pings'). It has a reply type field of 0x00, and does not contribute any additional information.

Name reply (type 0x07)

```
0 1 2 3 4 5 6 7 8 9
04 81 07 01 [Character0] [Character1] [Character2]
04 81 07 02 [Character3] [Character4] [Character5]
04 81 07 03 [Character6] [Character7] [Character8]
04 81 07 04 [Character9] 01 00 00 00
```

The name reply (type 0x07) is sent shortly after association is completed, although I am not certain what triggers it. There are a variable number of pings preceding this reply, but most are replied via Pongs. The name reply sends the user-configured DS name (set in the firmware menu) split over four messages (with the 4th byte of the packet specifying which message fragment this is, 1 based). This can be a total length of 10 UCS-2 characters, although all four messages are still sent if it is shorter (padded with nulls to 10 characters, and then 01 and then nulls until the end of the frame).

RSA frame receipt reply (type 0x08)

```
0 1 2 3 4 5 6 7 8 9 04 81 08 xx xx xx xx xx xx xx xx xx
```

The RSA frame receipt reply contains no extra information; it only acknowledges receipt of a type 0x03 host packet on the main flow (0x00). Bizarrely, the xx bytes in the above table are not driven to a particular value when replying to an RSA frame, and usually contain the same data as the second (of four) name

response frames.

Data packet receipt reply (type 0x09)

0 1 2 3 4 5 6 7 8 9 04 81 09 [Last packet] [Best packet] 00 00 00 [last packet] is the packet number being acknowledged [best packet] is the highest continuous packet number seen so far Packet IDs are little-endian numbers, like other Nintendo provided data.

Host to client acknowledgements (on the 0x03 flow)

These packets contain four data bytes, but three are always zero. The first seems to be random, with no connection to the acknowledged data. The actual indication of acknowledgement is the sequence control number of the packet. It is set to be one greater than the sequence control number of the initial host packet (sent on flow 0x00) that the client has just responded to, to indicate that the reply was received.

Host-to-client acknowledgement

0 1 2 3 ?? 00 00 00

The .NDS format is the standard format for Nintendo DS programs; it originated on original game cards and also appears to a limited extent in WMB binaries. The WMB process only transfers the first 0x160 bytes of the header, the ARM9 binary, and the ARM7 binary (in that order), ignoring the file name and file allocation tables, the overlay data, and some information stored in the banner (the rest is transmitted partially via the beacon advertisement process).

DS Wifi IEEE802.11 Frames

MAC Frame Format

10..30 bytes MAC Header
0..2312 bytes Frame Body
4 bytes Frame Check Sequence (FCS) (aka checksum)

MAC Header (10..30 bytes)

Size Content

- 2 Frame Control Field (FC)
- 2 Duration/ID
- 6 Address 1
- (6) Address 2 (if any)

- (6) Address 3 (if any)
- (2) Sequence Control (if any)
- (6) Address 4 (if any)

Frame Control Field (FC)

- Bit Expl.
- 0-1 Protocol Version (0=Current, 1..3=Reserved)
- 2-3 Type (0=Managment, 1=Control, 2=Data, 3=Reserved)
- 4-7 Subtype (see next chapters) (meaning depends on above Type)
- 8 To Distribution System (DS)
- 9 From Distribution System (DS)
- 10 More Fragments
- 11 Retry
- 12 Power Managment (0=Active, 1=STA will enter Power-Safe mode after..)
- 13 More Data
- 14 Wired Equivalent Privacy (WEP) Encryption (0=No, 1=Yes)
- 15 Order

Bit 8-11 and Bit 13-15 are always 0 in Control Frames.

Duration/ID Field (16bit)

0000h..7FFFh Duration (0-32767)

8000h Fixed value within frames transmitted during the CFP

(CFP=Contention Free Period)

8001h..BFFFh Reserved C000h Reserved

C001h..C7D7h Association ID (AID) (1..2007) in PS-Poll frames

C7D8h..FFFFh Reserved

48bit MAC Addresses

MAC Addresses are 48bit (6 bytes) (Bit0 is the LSB of the 1st byte),

- O Group Flag (0=Individual Address, 1=Group Address)
- 1 Local Flag (0=Universally Administered Address, 1=Locally Administered)
- 2-23 22bit Manufacturer ID (assigned by IEEE)
- 24-47 24bit Device ID (assigned by the Manufacturer)

Special NDS related Addresses:

- 00 09 BF xx xx xx NDS-Consoles (Original NDS with firmware v1-v5)
- 00 16 56 xx xx xx NDS-Consoles (Newer NDS-Lite with firmware v6 and up)
- 00 23 CC xx xx xx DSi-Consoles (Original DSi with early mainboard; nocash)
- 00 24 1E xx xx xx DSi-Consoles (Another DSi; scanlime)
- 40 F4 07 xx xx xx DSI Consoles (with DWM-W024; nocash)
- 03 09 BF 00 00 00 NDS-Multiboot: host to client (main data flow)
- 03 09 BF 00 00 10 NDS-Multiboot: client to host (replies)

03 09 BF 00 00 03 NDS-Multiboot: host to client (acknowledges replies) FF FF FF FF FF Broadcast to all stations (eq. Beacons)

Sequence Control Field

Bit Expl.

0-3 Fragment Number (0=First (or only) fragment)

4-15 Sequence Number

(increment by 1, except on retransmissions, ie. retries)

WEP Frame Body

3 bytes Initialization Vector (WEP IV)
1 byte Pad (6bit, all zero), Key ID (2bit)

1..? bytes Data (encrypted data)

4 bytes ICV (encrypted CRC32 across Data)

DS Wifi IEEE802.11 Managment Frames (Type=0)

All Managment Frames have 24-byte Frame Header, with following values:

FC(2), Duration(2), DA(6), SA(6), BSSID(6), Sequence Control(2)

The content of the Frame Body depends on the FC's Subtype:

Subtype Frame Body

O Association request Capability, ListenInterval, SSID, SuppRates

1 Association response Capability, Status, AID, SuppRates

2 Reassociation request Capability, ListenInterval, CurrAP, SSID, SuppRates

3 Reassociation response Capability, Status, AID, SuppRates

4 Probe request SSID, SuppRates

5 Probe response Same as for Beacon (but without TIM)

8 Beacon Timestamp, BeaconInterval, Capability, SSID, SuppRates,

FH Parameter Set (when using Frequency Hopping), DS Parameter Set (when using Direct Sequence),

CF Parameter Set (when supporting PCF), IBSS Parameter Set (when in an IBSS),

TIM (when generated by AP)

9 Announcement traffic indication message (ATIM) Body is "null" (=none?)

A Disassociation ReasonCode

B Authentication AuthAlgorithm, AuthSequence, Status, ChallengeText

C Deauthentication ReasonCode

Subtypes 6..7, and D..F are Reserved.

```
The separate components of the Frame Body are...
64bit Parameters (8 bytes)
  Timestamp: value of the TSFTIMER (see 11.1) of a frame's source. Uh?
48bit Parameters (6 bytes)
  Current AP (Access Point): MAC Address of AP with which station is associated
16bit Parameters (2 bytes)
 Capability Information (see list below)
  Status code (see list below) (0000h=Successful, other=Error code)
  Reason code (see list below) (Error code)
  Association ID (AID) (C000h+1..2007)
  Authentication Algorithm (0=0pen System, 1=Shared Key, 2..FFFFh=Reserved)
  Authentication Transaction Sequence Number (Open System:1-2, Shared Key:1-4)
  Beacon Interval (Time between beacons, N*1024 us)
  Listen Interval (see note below)
Information elements (1byte ID, 1byte LEN, followed by LEN byte(s) data)
  TD
         LFN
                   Expl.
  00h
          00h-20h SSID (LEN=0 for broadcast SSID)
          01h-08h Supported rates; each (nn AND 7Fh)*500kbit/s, bit7=flag
  01h
                   FH (Frequency Hopping) Parameter Set
  02h
          05h
                     DwellTime(16bit), HopSet, HopPattern, HopIndex
                   DS (Distribution System) Parameter Set; Channel (01h..0Eh)
  03h
          01h
                   CF Parameter Set; Count, Period, MaxDuration, RemainDuration
  04h
          04h..FEh TIM; Count, Period, Control, 1-251 bytes PartialVirtualBitmap
  05h
                   IBSS Parameter Set; ATIM Window length (16bit)
  06h
          02h
  07h-0Fh -
                   Reserved
          02h..FEh Challenge text; 1-253 bytes Authentication data
  10h
                    (Used only for Shared Key sequence no 2,3)
                    (none such for Open System)
                    (none such for Shared key sequence no 1,4)
                   Reserved for challenge text extension
  11h-1Fh -
  20h-FFh -
                   Reserved
                   Reserved but used for WPA <-- officially
  30h
          var
```

Reserved but used for WPA <-- vendor specific

Reserved but used by Nintendo for NDS-Multiboot beacons

IDs 20h-FFh are commonly used; I've received values 2xh..3xh and DDh (from non-nintendo network routers in the neighborhood); no idea if these "Reserved" IDs are somewhere officially documented?

Capability Information

var

var

DDh

DDh

Bit0 ESS
Bit1 IBSS
Bit2 CF-Pollable
Bit3 CF-Poll Request
Bit4 Privacy

```
Bit5 Short Preamble (IEEE802.11b only)
Bit6 PBCC (IEEE802.11b only)
Bit7 Channel Agility (IEEE802.11b only)
Bit5-7 Reserved (0) (original IEEE802.11 specs)
Bit8-15 Reserved (0)
```

Listen Interval

... used to indicate to the AP how often an STA wakes to listen to Beacon management frames. The value of this parameter is the STA's Listen Interval parameter of the MLME-Associate. request primitive and is expressed in units of Beacon Interval.

Reason codes

- 00h Reserved
- 01h Unspecified reason
- 02h Previous authentication no longer valid
- 03h Deauthenticated because sending station is leaving (or has left) IBSS or ESS
- 04h Disassociated due to inactivity
- 05h Disassociated because AP is unable to handle all currently associated stations
- 06h Class 2 frame received from nonauthenticated station
- 07h Class 3 frame received from nonassociated station
- 08h Disassociated because sending station is leaving (or has left) BSS
- 09h Station requesting (re)association is not authenticated with responding station
- OAh..FFFFh Reserved

Status codes

- 00h Successful
- 01h Unspecified failure
- 02h..09h Reserved
- OAh Cannot support all requested cap's in the Capability Information field
- OBh Reassociation denied due to inability to confirm that association exists
- OCh Association denied due to reason outside the scope of this standard
- ODh Responding station doesn't support the specified authentication algorithm
- OEh Received an Authentication frame with authentication transaction sequence number out of expected sequence
- OFh Authentication rejected because of challenge failure
- 10h Authentication rejected due to timeout waiting for next frame in sequence
- 11h Association denied because AP is unable to handle additional associated stations
- 12h Association denied due to requesting station not supporting all of the data rates in the BSSBasicRateSet parameter

13h Association denied due to requesting station not supporting the Short Preamble option (IEEE802.11b only)
14h Association denied due to requesting station not supporting the PBCC Modulation option (IEEE802.11b only)
15h Association denied due to requesting station not supporting the Channel Agility option (IEEE802.11b only)
13h-15h Reserved (original IEEE802.11 specs)
16h..FFFFh Reserved

DS Wifi IEEE802.11 Control and Data Frames (Type=1 and 2)

Control Frames (Type=1)

All Control Frames have 10-byte or 16-byte headers, depending on the Subtype:

Subtype		Frame Header			
0-9	Reserved	-	-	-	-
Α	Power Save (PS)-Poll	FC	AID	BSSID	TA
В	Request To Send (RTS)	FC	Duration	RA	TA
C	Clear To Send (CTS)	FC	Duration	RA	-
D	Acknowledgment (ACK)	FC	Duration	RA	-
Ε	Contention-Free (CF)-End	FC	Duration	RA	BSSID
F	CF-End + CF-Ack	FC	Duration	RA	BSSID

Control Frames do not have a Frame Body, so the Header is directly followed by the FCS.

Data Frames (Type=2)

All Data Frames consist of the following components:

FC, Duration/ID, Address 1, Address 2, Address 3, Sequence Control,

Address 4 (only on From DS to DS), Frame Body, FCS.

The meaning of the 3 or 4 addresses depends on Frame Control FromDS/ToDS bits:

Frame Control Address 1 Address 2 Address 3 Address 4
From STA to STA DA SA BSSID From DS to STA DA BSSID SA From STA to DS BSSID SA DA From DS to DS RA TA DA SA

Frame Control Subtypes for Data Frames (Type=2) are:

- 0 Data
- 1 Data + CF-Ack
- 2 Data + CF-Poll
- 3 Data + CF-Ack + CF-Poll
- 4 Null function (no data)
- 5 CF-Ack (no data)
- 6 CF-Poll (no data)

7 CF-Ack + CF-Poll (no data) 8-F Reserved

DS Xboo

The DS Xboo cable allows to upload NDS ROM-Images (max 3.9MBytes) to the console via parallel port connection. Should be the best, simpliest, easiest, and fastest way to test code on real hardware. And, at a relative decent price of 11 cents per diode it should be by far the least expensive way. You'll have to touch classic tools (screwdrivers, knifes, saws, tweezers, and solder) which will probably scare most of you to hell.

DS XBOO Connection Schematic

Console F	Pin/Names		Parallel Port Pin/Names			
RFU.9	FMW.1 D	>	DSUB.14	CNTR.14	AutoLF	
RFU.6	FMW.2 C	>	DSUB.1	CNTR.1	Strobe	
RFU.10	FMW.3 /RES	>	DSUB.16	CNTR.31	Init	
RFU.7	FMW.4 /S	>	DSUB.17	CNTR.36	Select	
RFU.5	FMW.5 /W	SL1A	-	-	N.C.	
RFU.28	FMW.6 VCC	SL1B	-	-	N.C.	
RFU.2,12	FMW.7 VSS		D00D.10 L0	CNTR.19-30	Ground	
RFU.8	FMW.8 Q		DSUB.11	CNTR.11	Busy	
P00 Joypa	ad - A	>	DSUB.2	CNTR.2	D0	
P01 Joypa	ad - B	>	DSUB.3	CNTR.3	D1	
P02 Joypa	ad-Select	>	DSUB.4	CNTR.4	D2	
P03 Joypa	ad-Start	>	DSUB.5	CNTR.5	D3	
P04 Joypa	ad-Right	>	DSUB.6	CNTR.6	D4	
P05 Joypa	ad-Left	>	DSUB.7	CNTR.7	D5	
P06 Joypa	ad - Up	>	DSUB.8	CNTR.8	D6	
P07 Joypa	ad - Down	>	DSUB.9	CNTR.9	D7	
RTC.1 INT	Γaka SI		DSUB.10	CNTR.10	/Ack	

Parts List: 15 wires, four (DS) or twelve (DS-Lite) "BAT 85" diodes, 1 parallel port socket.

DS XBOO Connection Notes

The Firmware chip (FMW.Pins) hides underneath of the RFU shielding plate, so it'd be easier to connect the wires to the RFU.Pins (except DS-Lite: The RFU pins are terribly small (and have different pin-numbers), so either using FMW.Pins, or using mainboard vias (see below GIF) would be easier). The easiest way for the /W-to-VCC connection is to shortcut SL1 by putting some solder onto it.

The P00..P07 and INT signals are labeled on the switch-side of the mainboard, however, there should be more room for the cables when connecting them to via's at the bottom-side (except DS-Lite: P01 is found only at switch-side) image below may help to locate that pins,

http://problemkaputt.de/nds-pins.gif (GIF-Image, 7.5KBytes)

At the parallel port side, DSUB. Pins or CNTR. Pins can be used for 25pin DSUB or 36pin Centronics sockets, the latter one allowing to use a standard printer cable.

The ring printed on the diodes is pointing towards parallel port side, the 4 diodes are required to prevent the parallel port to pull-up LOW levels on the NDS side, be sure to use BAT85 diodes, cheaper ones like 1N4148 are loosing too much voltage and won't gain stable LOW levels.

The power managment chip in the DS-Lite simply refuses to react to the Power-On button when P00..P07 are dragged high by the parallel port (even if it is in HighZ state), the 8 diodes in the data-lines are solving that problem (they are required on DS-Lite only, not on original DS).

DS XBOO Operation Notes

The main Upload function is found in no\$gba Utility menu, together with further functions in Remote Access sub-menu.

Before uploading anything: download the original firmware, the file is saved as FIRMnnnn.BIN, whereas "nnnn" is equal to the last 16bit of the consoles 48bit MAC address, so Firmware-images from different consoles are having unique filenames. If you don't already have, also download the NDS BIOS, the BIOS contains encryption seed data required to encrypt/decrypt secure area; without having downloaded the BIOS, no\$gba will be working only with unencrypted ROM-images. Next, select Patch Firmware to install the nocash firmware.

DS XBOO Troubleshooting

Be sure that the console is switched on, and that the XBOO cable is connected, and that you have selected the correct parallel port in no\$gba setup (the "multiboot" options in Various Options screen), and, of course, try avoid to be fiddling with the joypad during uploads.

I've tested the cable on two computers, the overall upload/download stuff should work stable. The firmware access functions - which are required only for (un-)installation - worked only with one of the two computers; try using a different computer/parallel port in case of problems.

Nocash Firmware

The primary purpose is to receive uploaded NDS-images via parallel port connection, additionally it's containing bootmenu and setup screens similar to the original firmware. The user interface is having less cryptic symbols and should be alltogether faster and easier to use. Important Information about Whatever is supported (but it can be disabled). The setup contains a couple of additional options like automatic daylight saving time adjustment.

The bootmenu allows to boot normal NDS and GBA carts, it does additionally allow to boot NDS-images (or older PassMe-images) from flashcards in GBA slot. Furthermore, benefits of asm coding, the nocash firmware occupies less than 32KBytes, allowing to store (and boot) smaller NDS-images in the unused portion of the firmware memory (about 224KBytes), the zero-filled region between cart header and secure area, at 200h..3FFFh, is automatically excluded, so the image may be slightly bigger than the available free memory space.

Missing

Unlike the original firmware, the current version cannot yet boot via WLAN.

DSi Reference

Basic Hardware Features (mostly same as NDS)

NDS Reference

DSi Basic Differences to NDS

New Hardware Features

DSi I/O Map

DSi Control Registers (SCFG)

DSi XpertTeak (DSP)

DSi New Shared WRAM (for ARM7, ARM9, DSP)

DSi New DMA

DSi SoundExt

DSi Advanced Encryption Standard (AES)

DSi Cartridge Header

DSi Touchscreen/Sound Controller

DSi I2C Bus

DSi Cameras

DSi SD/MMC Protocol and I/O Ports

DSi SD/MMC Filesystem

DSi Atheros Wifi SDIO Interface

DSi Atheros Wifi Internal Hardware

DSi GPIO Registers

DSi Console IDs

DSi Unknown Registers

DSi Notes

DSi Exploits

DSi Regions

General Info

ARM CPU Reference

BIOS Functions

External Connectors

Credits: http://www.dsibrew.org/wiki/Special:AllPages (now spammed)

DSi Basic Differences to NDS

Interrupts

There are several new interrupt sources in IE/IF registers, plus further ones in new IE2/IF2 registers.

DS Interrupts

Video

Essentially same as for NDS. Some details can be changed in SCFG_EXT. For the 2D Engine, DISPSTAT.Bit6 contains a new "LCD Initialization Ready" flag on both ARM7 and ARM9 side (the bit is checked by DSi System Menu) (the bit is supposedly used at power-up, maybe also for wake-up from certain sleep modes).

BIOS SWI Functions

Some SWI Functions are changed (bugged in some cases), new SHA1 and RSA functions are added, and the initial RAM contents are moved from 27FFxxxh to 2FFFxxxh (with some extra fields, eg. a copy of extended DSi cart header).

BIOS Functions

Revised Hardware Functions

Some hardware features have been slightly revised (for example, the division by 0 flag was fixed). The revised functions can be enabled/disabled via SCFG registers.

DSi Control Registers (SCFG)

NDS Slot / Cartridges

DSi carts are using an extended cart header (1000h bytes), with RSA signature (making it problematic to run unlicensed/homebrew code), the icon/title format has been also extended, and the cartridge protocol contains a new command (command 3Dh, for unlocking extra DSi regions on the cartridge, and for reading new DSi secure area blocks).

The NDS Slot's Reset signal can be controlled by software (required because otherwise one could use only command 3Ch or 3Dh, but not both). The Power supply pin can be also controlled by software (yet not 100% confirmed how?). Moreover, there's new cartridge inserted sensor. And, DSi prototypes did have two NDS slots; DSi retail consoles do have only one slot, but they do still contain prototype relicts internally (like extra registers and extra irq sources for second slot) (there appear to be also unused extra pins on the CPU, but they couldn't be used without desoldering the whole chip).

Enable Bits

One new DSi invention is that setting Enable Bits (eg. for NDMA or CAM registers) is write-protecting the corresponding registers (ie. those registers can be initialized only while the Enable Bits are off).

SPI Touchscreen Controller

This chip is working entirely different in DSi mode. It's still accessed via SPI bus, but with some new MODE/INDEX values.

DSi Touchscreen/Sound Controller

The NDS Touchscreen controller did additionally allow to read Temperature and Touchscreen Pressure - unknown if the DSi is also supporting such stuff (via whatever DSi-specific registers).

The touchscreen hardware can be switched to NDS compatibility mode (for older games), but unknown how to do that.

SPI Power Managment Device

The Power Managment Device contains some changed register, and some new extra registers. Internally, it is actually split to two devices: The power

managment chipselect signal connects to U3 and U4 chips. Ie. some SPI registers are processed by U3 (power down, and backlight enable), and others by R4 (audio out and microphone).

Further functions like LED control and backlight brightness are moved to the BPTWL chip, accessed via I2C bus instead of SPI bus - the power LED blink feature (which was used on Wifi access) seems to be no longer working, however, the Wifi LED seems to blink automatically on Wifi access; the changed backlight brightness mechanism shouldn't cause compatibility issues since that feature is somewhat reserved for being controlled by the firmware.

SPI FLASH Memory (Wifi Calibration, User Settings, Firmware)

This memory does still exist, but it's only 128Kbytes in DSi (instead 256K), and most of it is empty (since the DSi Firmware is stored in the eMMC chip).

RTC

Should be compatible with NDS. But seems to contain extra registers?

One of the RTC outputs does also seem to supply some (32kHz?) clock to some other mainboard components? [XXX see Seiko S-35199A01 datasheet].

Wifi

Supports new WPA and WPA2 encryption and supports higher transfer rates (via a new SDIO wifi unit, unknown how to use that thing yet). For the old NDS-wifi mode, there are some new control registers:

4004020h - SCFG_WL 4004C04h - GPIO_WIFI

BPTWL[30h] - Wifi LED related (also needed to enable Atheros Wifi SDIO)

SPI FLASH contains three new access point settings (for WPA/WPA2/proxy support):

DS Firmware Wifi Internet Access Points

The access point configuration can be done via Firmware (unlike as on NDS, where it needed to be done by the games).

GBA Slot

The GBA Slot has been removed. The memory regions and IRQ bits do still exist internally, but the DSi does basically behave as if there is no GBA cartridge inserted. Reading GBA ROM areas does return FFFFh halfwords instead of the usual open bus values though.

NDS Mode

In NDS mode, the DSi is basically working same as NDS: The new extra hardware is disabled, original NDS BIOS ROMs are mapped, and the hardware is simulating the old touchscreen controller.

Nonetheless, there are still a some small differences to real NDS consoles:

- Unlicensed NDS carts don't work (requires RSA, or whitelist for older games)
- GBA Slot is removed (more or less behaves as if no cart inserted)
- DSi ports 4004700h and 4004C0xh can be read (and written?) even in DS mode
- SPI Power Managment has some added/removed/changed registers
- SPI Touchscreen controller doesn't support pressure & temperature
- SPI FLASH exists, but it's smaller, and has extra access point info, etc.

- ARM7 BIOS has only first 20h bytes locked (instead first 1204h bytes)
- Power Button issues a Reset (goes to boot menu) (instead of plain power off)
- Maybe some new Wifi features are available even in DS mode (?)
- RTC extra registers (if they do really exist) should exist in DS mode (?)

Unknown: does hot-swapping auto-power-off the nds-cart-slot in nds mode?

DSi I/O Map

DSi Memory Map

```
The overall memory map is same as on NDS. New/changed areas are:

0000000h 64Kbyte ARM7 BIOS (unlike NDS which had only 16KB)
2000000h 16MByte Main RAM (unlike NDS which had only 4MB)
3000000h 800Kbyte Shared RAM (unlike NDS which had only 32KB)
4004000h New DSi I/O Ports
8000000h Fake GBA Slot (32MB+64KB) (FFh-filled; when mapped to current CPU)
C000000h Mirror of 16Mbyte Main RAM
D000000h Open Bus? in retail version, Extra 16Mbyte MainRAM in debug version
FFFF000h 64Kbyte ARM9 BIOS (unlike NDS which had only 4KB)
```

DSi I/O Maps

The overall DSi I/O Maps are same as on NDS,

DS I/O Maps

additional new/changed registers are:

ARM9 NDS Register that are changed in DSi mode

```
DISPSTAT (new Bit6, LCD Initialization Ready Flag)
4000004h 2
             EXMEMCNT (removed Bit0-7, ie. the GBA-slot related bits)
4000204h 2
                      (new interrupt sources, removed GBA-slot IRQ)
4000210h 4
4000214h 4
             ΤF
                      (new interrupt sources, removed GBA-slot IRO)
            Unknown, nonzero, probably same/silimar as on DSi7 side
40021A0h 4
             Unknown, zero, probably same/silimar as on DSi7 side
40021A4h 4
40021A8h ...
40021Bxh ...
4102010h 4
```

ARM9 DSi System Control

```
4004000h 2 SCFG_A9ROM DSi - NDS9 - ROM Status (R) [0000h]
4004004h 2 SCFG_CLK DSi - NDS9 - New Block Clock Control (R/W)
4004006h 2 SCFG_RST DSi - NDS9 - New Block Reset (R/W)
```

```
4004008h 4
               SCFG EXT
                          DSi - NDS9 - Extended Features (R/W)
 4004010h 2
               SCFG MC
                          Memory Card Interface Status (16bit) (undocumented)
ARM9 DSi New Shared WRAM Bank Control
 4004040h 4
                          WRAM-A Slots for Bank 0,1,2,3 ;\Global ARM7+ARM9
               MBK1
                          WRAM-B Slots for Bank 0,1,2,3 ; Slot Mapping
 4004044h 4
               MBK2
                          WRAM-B Slots for Bank 4,5,6,7 ; (R or R/W, depending
 4004048h 4
               MBK3
               MBK4
                          WRAM-C Slots for Bank 0,1,2,3
 400404Ch 4
                                                         ; on MBK9 setting)
                          WRAM-C Slots for Bank 4,5,6,7 ;/
 4004050h 4
               MBK5
 4004054h 4
               MBK6
                          WRAM-A Address Range
                                                          :\Local ARM9 Side
               MBK7
                          WRAM-B Address Range
 4004058h 4
                                                          ; (R/W)
 400405Ch 4
               MBK8
                          WRAM-C Address Range
 4004060h 4
                          WRAM-A/B/C Slot Write Protect (R)
               MBK9
ARM9 DSi New DMA
               NDMAGCNT
 4004100h 4
                          NewDMA Global Control
                                                                     :-Control
 4004104h 4
               NDMA0SAD
                          NewDMA0 Source Address
 4004108h 4
               NDMA0DAD
                          NewDMAO Destination Address
                          NewDMA0 Total Length for Repeats
 400410Ch 4
               NDMA0TCNT
                                                                      NewDMA0
 4004110h 4
                          NewDMA0 Logical Block Size
               NDMA@WCNT
 4004114h 4
               NDMA0BCNT
                          NewDMA0 Block Transfer Timing/Interval
 4004118h 4
               NDMAOFDATA NewDMAO Fill Data
 400411Ch 4
                          NewDMA0 Control
               NDMA0CNT
 4004120h 4
               NDMA1SAD
 4004124h 4
               NDMA1DAD
 4004128h 4
               NDMA1TCNT
                                                                       NewDMA1
 400412Ch 4
               NDMA1WCNT
 4004130h 4
               NDMA1BCNT
 4004134h 4
               NDMA1FDATA
 4004138h 4
               NDMA1CNT
 400413Ch 4
               NDMA2SAD
 4004140h 4
               NDMA2DAD
 4004144h 4
               NDMA2TCNT
                                                                       NewDMA2
 4004148h 4
               NDMA2WCNT
 400414Ch 4
               NDMA2BCNT
 4004150h 4
               NDMA2FDATA
 4004154h 4
               NDMA2CNT
 4004158h 4
               NDMA3SAD
 400415Ch 4
               NDMA3DAD
                                                                       NewDMA3
 4004160h 4
               NDMA3TCNT
 4004164h 4
               NDMA3WCNT
 4004168h 4
               NDMA3BCNT
 400416Ch 4
               NDMA3FDATA
 4004170h 4
               NDMA3CNT
ARM9 DSi Camera Module
 4004200h 2
               CAM MCNT
                          Camera Module Control (16bit)
```

```
4004202h 2
               CAM CNT
                          Camera Control (16bit)
 4004204h 4
               CAM DAT
                          Camera Data (32bit)
 4004210h 4
               CAM SOFS
                          Camera Trimming Starting Position Setting (32bit)
 4004214h 4
               CAM EOFS
                          Camera Trimming Ending Position Setting (32bit)
ARM9 DSi DSP - XpertTeak processor
               DSP PDATA DSP Transfer Data
 4004300h 2
                                                (16bit)
              DSP PADR
 4004304h 2
                          DSP Transfer Address (16bit)
 4004308h 2
               DSP PCFG
                          DSP Configuration
                                                (16bit)
 400430Ch 2
               DSP PSTS
                          DSP Status
                                               (16bit)
               DSP_PSEM
 4004310h 2
                          DSP ARM9-to-DSP Semaphore
                                                            (16bit)
 4004314h 2
               DSP PMASK DSP DSP-to-ARM9 Semaphore Mask
                                                            (16bit)
               DSP PCLEAR DSP DSP-to-ARM9 Semaphore Clear (W) (16bit)
 4004318h 2
 400431Ch 2
               DSP SEM
                          DSP DSP-to-ARM9 Semaphore Data
                                                            (16bit)
               DSP CMD0
 4004320h 2
                          DSP Command Register 0 (16bit)
               DSP REP0
                          DSP Reply Register 0
 4004324h 2
                                                 (16bit)
                          DSP Command Register 1 (16bit)
 4004328h 2
               DSP CMD1
 400432Ch 2
               DSP REP1
                          DSP Reply Register 1
                                                (16bit)
                          DSP Command Register 2 (16bit)
 4004330h 2
               DSP CMD2
                          DSP Reply Register 2
 4004334h 2
               DSP REP2
                                                 (16bit)
 4004340h 40h Unknown (looks like mirror of 4004300h..400433Fh)
 4004380h 40h Unknown (looks like mirror of 4004300h..400433Fh)
 40043C0h 40h Unknown (looks like mirror of 4004300h..400433Fh)
ARM7 DSi
 4000004h 2
               DISPSTAT (new Bit6, LCD Initialization Ready Flag) (as DSi9?)
 4000204h 2
               EXMEMCNT (removed Bit0-7: GBA-slot related bits)
                                                                   (as DSi9?)
 4000210h 4
               ΙE
                        (new interrupt sources, removed GBA-slot IRQ)
 4000214h 4
               ΙF
                        (new interrupt sources, removed GBA-slot IRQ)
 4000218h
               IE2
                        (new register with more new interrupt sources)
 400021Ch
               TF2
                        (new register with more new interrupt sources)
ARM7 DSi Maybe 2nd ROM slot (DSi prototypes did have 2 cartridge slots)
               Unknown, nonzero, probably related to below 40021A4h
 40021A0h 4
 40021A4h 4
               Unknown, related to 40001A4h (Gamecard Bus ROMCTRL)
 40021A8h ...
 40021Bxh ...
 4102010h 4
ARM7 DSi System Control
 4004000h 1
               SCFG A9ROM used by BIOS and SystemFlaw
                                                         (bit0,1)
 4004001h 1
               SCFG A7ROM used by BIOS and SystemFlaw
                                                        (bit0,1,2)
               SCFG CLK7 used by SystemFlaw
 4004004h 2
 4004006h 2
               SCFG JTAG Debugger Control
 4004008h 4
               SCFG EXT7 used by SystemFlaw
                          Memory Card Interface Control (R/W)
               SCFG MC
 4004010h 2
               SCFG 1988H Unknown, there is something (?) (SysMenu: 1988h)
 4004012h 2
```

```
SCFG 264CH Unknown, there is something (?) (SysMenu: 264Ch)
 4004014h 2
 4004020h 2
               SCFG WL
                          Wireless Disable
                                              :bit0 = wifi?
 4004024h 2
              SCFG_OP
                                              ;bit0-1 = (0=retail, ?=debug)
                          Debugger Type (R)
ARM7 DSi New Shared WRAM Bank Control
                          WRAM-A Slots for Bank 0,1,2,3;
 4004040h 4
               MBK1
                                                         ; Global ARM7+ARM9
 4004044h 4
               MBK2
                          WRAM-B Slots for Bank 0,1,2,3
               MBK3
 4004048h 4
                          WRAM-B Slots for Bank 4,5,6,7; Slot Mapping (R)
                                                         ; (set on ARM9 side)
 400404Ch 4
               MBK4
                          WRAM-C Slots for Bank 0,1,2,3
 4004050h 4
               MBK5
                          WRAM-C Slots for Bank 4,5,6,7
               MBK6
 4004054h 4
                          WRAM-A Address Range
                                                         :\Local ARM7 Side
 4004058h 4
              MBK7
                          WRAM-B Address Range
                                                         ; (R/W)
 400405Ch 4
               MBK8
                          WRAM-C Address Range
                                                         ;/
                          WRAM-A/B/C Slot Write Protect (R/W)
 4004060h 4
              MBK9
ARM7 DSi New DMA
 4004100h 74h NewDMA (new DMA, as on ARM9i, see there)
ARM7 DSi AES Encryption Unit
 4004400h 4
               AES CNT
                          (R/W)
 4004404h 4
               AES BLKCNT (W)
 4004408h 4
               AES WRFIFO (W)
 400440Ch 4
               AES RDFIFO (R)
 4004420h 16
              AES IV
                          (W)
 4004430h 16
              AES MAC
                          (W)
              AES KEY0
                          (W) ; used for modcrypt
 4004440h 48
 4004470h 48
              AES KEY1
                          (W) : used for ?
 40044A0h 48
              AES KEY2
                          (W) ; used for JPEG signatures
 40044D0h 48 AES KEY3
                          (W) ; used for eMMC sectors
ARM7 DSi I2C Bus
 4004500h 1
              I2C DATA
 4004501h 1
               I2C CNT
ARM7 DSi Microphone?
 4004600h 2
              MIC CNT ?
 4004604h 4
              MIC DATA ?
ARM7 DSi SNDEX
  4004700h 2
               SNDEXCNT
                                    <-- can be read even in DS mode!
ARM7 DSi SD/MMC Registers for Memory Card access (SD Card and onboard eMMC)
 4004800h 2
               SD CMD
                                   Command and Response/Data Type
 4004802h 2
               SD CARD PORT SELECT
                                     (SD/MMC:020Fh, SDIO:010Fh)
               SD CMD PARAMO-1
                                   Argument (32bit, 2 halfwords)
 4004804h 4
 4004808h 2
               SD STOP INTERNAL ACTION
 400480Ah 2
               SD DATA16 BLK COUNT
                                          "Transfer Block Count"
              SD_RESPONSE0-7 (128bit, 8 halfwords)
 400480Ch 16
 400481Ch 4
               SD IRQ STATUSO-1 ; IRQ Status (0=ack, 1=req)
 4004820h 4
               SD IRQ MASK0-1
                                 ;IRO Disable (0=enable, 1=disable)
```

```
4004824h 2
             SD CARD CLK CTL Card Clock Control
4004826h 2
             SD DATA16 BLK LEN Memory Card Transfer Data Length
4004828h 2
             SD CARD OPTION Memory Card Option Setup (can be COFFh)
400482Ah 2
             Fixed always zero?
400482Ch 4
             SD ERROR DETAIL STATUS0-1
                                         Error Detail Status
4004830h 2
             SD DATA16 FIFO
                                   Data Port (SD FIF0?)
4004832h 2
             Fixed always zero?
                                      ;(TC6371AF:BUF1 Data MSBs?)
4004834h 2
             SD CARD IRQ ENABLE
                                      ; (SD TRANSACTION CTL)
4004836h 2
             SD CARD IRO STAT
                                      :(SD_CARD_INTERRUPT_CONTROL)
4004838h 2
             SD CARD IRQ DISABLE
                                      ;(SDCTL CLK AND WAIT CTL)
400483Ah 2
             Fixed always zero?
                                      :(SDCTL SDIO HOST INFORMATION)
             Fixed always zero?
                                      :(SDCTL ERROR CONTROL)
400483Ch 2
                                      ; (TC6387XB: LED CONTROL)
400483Eh 2
             Fixed always zero?
4004840h 2
             Fixed always 003Fh?
4004842h 2
             Fixed always 002Ah?
4004844h 6Eh Fixed always zerofilled?
40048B2h 2
            Fixed always FFFFh?
             Fixed always zerofilled?
40048B4h 6
40048BAh 2
             Fixed always 0200h?
40048BCh 1Ch Fixed always zerofilled?
40048D8h 2
             SD DATA CTL
             Fixed always zerofilled?
40048DAh 6
40048E0h 2
             SD SOFT RESET Software Reset (bit0=SRST=0=reset)
40048E2h 2
             Fixed always 0009h?
                                      ;(RESERVED2/9, TC6371AF:CORE REV)
40048E4h 2
             Fixed always zero?
                                      ; (RESERVED3, TC6371AF:BUF ADR)
40048E6h 2
             Fixed always zero?
40048E8h 2
             Fixed always zero?
                                      ;(TC6371AF:Resp Header)
            Fixed always zerofilled?
40048EAh 6
             Fixed always zero?
                                      ; (RESERVED10)
40048F0h 2
40048F2h 2
             ? Can be 0003h
40048F4h 2
             ? Can be 0770h
                                      :Wprot for eMMC
40048F6h 2
             SD WRPROTECT 2 (R)
                                                           (RESERVED4)
40048F8h 2
             Fixed always 0004h?
                                   (nonzero, unlike SDIO) (RESERVED5)
40048FAh 2
             ? Can be 0000h..0007h (nonzero, unlike SDIO) (RESERVED6)
40048FCh 2
             ? Can be 0024h..00FFh?
                                                           (RESERVED7)
40048FEh 2
             ? Can be 0024h..00FFh?
                                      (RESERVED8 / TC6371AF:Revision)
4004900h 2
             SD DATA32 IRQ
            Fixed always zero?
4004902h 2
4004904h 2
             SD DATA32 BLK LEN
4004906h 2
             Fixed always zero?
4004908h 2
             SD DATA32 BLK COUNT
400490Ah 2
             Fixed always zero?
400490Ch 4
             SD DATA32 FIFO
4004910h F0h Fixed always zerofilled?
```

ARM7 DSi SD/MMC Registers for SDIO access (for Atheros Wifi)

```
4004A00h 512 SDIO xxx (same as SD xxx at 4004800h..40049FFh, see there)
 4004A02h 2
              SDIO CARD PORT SELECT (slightly different than 4004802h)
 4004AF8h 2 Fixed always zero? (unlike SD xxx at 40048F8h) (RESERVED5)
 4004AFAh 2
              Fixed always zero? (unlike SD xxx at 40048FAh) (RESERVED6)
ARM7 DSi General Purpose I/O (GPIO) (headphone connect, power button)
 4004C00h 1
              GPIO Data In
                                           (R) (even in DS mode)
              GPIO Data Out
 4004C00h 1
                                           (W)
 4004C01h 1
              GPIO Data Direction
                                           (R/W)
 4004C02h 1
              GPIO Interrupt Edge Select (R/W)
 4004C03h 1
              GPIO Interrupt Enable
                                           (R/W)
              GPIO_WIFI
 4004C04h 2
                                           (R/W)
ARM7 DSi CPU/Console ID (used as eMMC key)
              CPU/Console ID Code (64bit) (R)
 4004D00h 8
 4004D08h 2
              CPU/Console ID Flag (1bit) (R)
ARM7 DSi Junk?
              GBA area, accessed alongsides with SDIO port [4004A30h] (bug?)
  8030200h 2
```

DSi Control Registers (SCFG)

```
4004000h - DSi9 - SCFG A9ROM - ROM Status (R) [0000h]
        ARM9 BIOS Upper 32K half of DSi BIOS (0=Enabled, 1=Disabled)
  1
        ARM9 BIOS for NDS Mode
                                              (0=DSi BIOS, 1=NDS BIOS)
  2-15 Unused (0)
  16-31 Unspecified (0)
Possible values are:
  00h DSi ROM mapped at FFFFxxxxh, full 64K enabled (during bootstage 1 only)
  01h DSi ROM mapped at FFFFxxxxh, lower 32K only
  03h NDS ROM mapped at FFFFxxxxh (internal setting)
  00h NDS ROM mapped at FFFFxxxxh (visible setting due to SCFG EXT.bit31=0)
Checking for A9ROM=01h is common for detecting if the console is a "DSi console running in DSi mode".
4004000h - DSi7 - SCFG ROM - ROM Control (R/W, Set-Once)
        ARM9 BIOS Upper 32K half of DSi BIOS (0=Enabled, 1=Disabled)
  1
        ARM9 BIOS for NDS Mode
                                              (0=DSi BIOS, 1=NDS BIOS)
  2-7 Unused (0)
        ARM7 BIOS Upper 32K half of DSi BIOS (0=Enabled, 1=Disabled)
        ARM7 BIOS for NDS Mode
                                              (0=DSi BIOS, 1=NDS BIOS)
        Access to Console ID registers
                                             (0=Enabled, 1=Disabled) (4004Dxxh)
  11-31 Unused (0)
```

Bits in this register can be set once (cannot be changed back from 1 to 0).

Don't change bit1 while executing IRQs or SWI functions on ARM9 side.

The System Menu sets bit10 shortly before starting any Cartridges or DSiware files (except System Base Tools) (for NDS mode, after having set bit10, it's also setting bit1 and bit9).

```
4004004h - DSi9 - SCFG CLK - New Block Clock Control (R/W) [0084h]
                               (0=NITRO/67.03MHz, 1=TWL/134.06MHz) (TCM/Cache)
       ARM9 CPU Clock
       Teak DSP Block Clock (0=Stop, 1=Run)
 1
       Camera Interface Clock (0=Stop, 1=Run)
 2
 3-6 Unused (0)
       New Shared RAM Clock (0=Stop, 1=Run)
                                                              (set via ARM7) (R)
       Camera External Clock (0=Disable, 1=Enable) ("outputs at 16.76MHz")
 9-15 Unused (0)
 16-31 See below (Port 4004006h, SCFG RST)
Change ARM9 clock only from code within ITCM (and wait at least 8 cycles before accessing any non-ITCM memory).
Disable the corresponding modules before stopping their clocks.
4004004h - DSi7 - SCFG CLK7 (R/W)
        SD/MMC Clock
                          (0=Stop, 1=Run) (should be same as SCFG EXT7.bit18)
 0
                          (0=Stop, 1=Run) (?) (maybe SDIO/wifi clock or so?)
 1
       Unknown/used
                          (0=Stop, 1=Run) (?)
       Unknown/used
 3-6 Unused (0)
       New Shared RAM Clock (0=Stop, 1=Run)
 7
       Touchscreen Clock (0=Stop, 1=Run) (needed for touchscr input)
 9-15 Unused (0)
 16-31 See below (Port 4004006h, SCFG JTAG)
4004006h - DSi9 - SCFG RST - New Block Reset (R/W) [0000h]
        DSP Block Reset (0=Apply Reset, 1=Release Reset)
 1-15 Unused (0)
4004006h - DSi7 - SCFG JTAG - Debugger Control (R/W? or Write-ONCE-only?)
       ARM7SEL (set when debugger can do ARM7 debugging)
       CPU JTAG Enable
 1
 2-7 Unused (0)
        DSP JTAG Enable
 9-15 Unused (0)
Initialized as so: if SCFG OP=2 then SCFG JTAG=0102h, elseif SCFG OP=1 then SCFG JTAG=0103h, entrypoint=0, endif.
4004008h - DSi9 - SCFG EXT - Extended Features (R/W) [8307F100h]
       Revised ARM9 DMA Circuit
                                       (0=NITRO, 1=Revised)
```

```
Revised Geometry Circuit
                                        (0=NITRO, 1=Revised)
 1
 2
        Revised Renderer Circuit
                                        (0=NITRO, 1=Revised)
 3
        Revised 2D Engine Circuit
                                        (0=NITRO, 1=Revised)
 4
       Revised Divider Circuit
                                       (0=NITRO, 1=Revised)
 5-6
       Unused (0)
 7
        Revised Card Interface Circuit (0=NITRO, 1=Revised)
 8
        Extended ARM9 Interrupts
                                       (0=NITRO, 1=Extended)
 9-11 Unused (0)
        Extended LCD Circuit
 12
                                       (0=NITRO, 1=Extended)
 13
        Extended VRAM Access
                                       (0=NITRO, 1=Extended)
 14-15 Main Memory RAM Limit (0..1=4MB/DS, 2=16MB/DSi, 3=32MB/DSiDebugger)
       Access to New DMA Controller
                                       (0=Disable. 1=Enable) (40041xxh)
 17
        Access to Camera Interface
                                       (0=Disable, 1=Enable) (40042xxh)
        Access to Teak DSP Block
                                       (0=Disable, 1=Enable) (40043xxh)
 18
 19-23 Unused (0)
       Access to 2nd NDS Cart Slot
 24
                                      (0=Disable, 1=Enable) (set via ARM7) (R)
        Access to New Shared WRAM
                                      (0=Disable, 1=Enable) (set via ARM7) (R)
 26-30 Unused (0)
        Access to SCFG/MBK registers (0=Disable, 1=Enable) (4004000h-4004063h)
Bit24-25 are READ-ONLY (showing state set via ARM7 side). Note: Official specs for Bit24-25 are nonsense.
Default settings seem to be:
 8307F100h for DSi firmware, DSi cartridges and DSiware
 03000000h for NDS cartridges (and DSiware in NDS mode, eg. Pictochat)
Main RAM mapping depending on bit14-15:
 Mode
               2000000h-2FFFFFh
                                   C000000h-CFFFFFh
                                                       D000000h-DFFFFFh
 4MB (0 or 1) 1st 4MB (+mirrors) Zerofilled
                                                        Zerofilled
 16MB (2)
               1st 16MB
                                   1st 16MB (mirror)
                                                        1st 16MB (mirror)
 32MB (3)
               1st 16MB
                                   1st 16MB (mirror)
                                                       Open bus (or 2nd 16MB)
```

DSi9 SCFG_EXT.bit14-15 affect the Main RAM mapping on <both> ARM9 and ARM7 side (that, at least AFTER games have been booted, however, there's a special case DURING boot process: For NDS games, the firmware switches to 4MB mode on ARM9 side, whilst ARM7 is still relocating memory from the 16MB area at the same time - unknown how that is working exactly, maybe ARM7 isn't affected by ARM9 SCFG_EXT setting until ARM7 has configured/disabled its own SCFG_EXT register).

The 32MB mode requires an extra RAM chip (present in DSi debug version only; DSi retail consoles return 16bit open bus values instead of extra memory). RAM Size/Openbus detection is conventionally done by trying to read/write a BYTE at [0DFFFFFAh].

4004008h - DSi7 - SCFG EXT7 - Extended Features (R/W)

```
Revised ARM7 DMA Circuit
                                     (0=NITRO, 1=Revised)
1
      Revised Sound DMA
                                     (0=NITRO, 1=Revised)
2
      Revised Sound
                                     (0=NITRO, 1=Revised)
     Unused (0)
7
      Revised Card Interface Circuit (0=NITRO, 1=Revised) (set via ARM9) (R)
8
      Extended ARM7 Interrupts
                                    (0=NITR0, 1=Extended) (4000218h)
      Undocumented/Unknown
                                ?? (0=NITRO, 1=Extended) (?)
```

```
Extended Sound DMA
 10
                                       (0=NITR0, 1=Extended) (?)
 11
        Undocumented/Unknown
                                   ?? (0=NITRO, 1=Extended) (?)
 12
                                       (0=NITRO, 1=Extended) (set via ARM9) (R)
        Extended LCD Circuit
 13
        Extended VRAM Access
                                       (0=NITRO, 1=Extended) (set via ARM9) (R)
 14-15 Main Memory RAM Limit
                                  (0..1=4MB, 2=16MB, 3=32MB) (set via ARM9) (R)
        Access to New DMA Controller (0=Disable, 1=Enable) (40041xxh)
 17
        Access to AES Unit
                                       (0=Disable, 1=Enable) (40044xxh)
 18
       Access to SD/MMC registers
                                       (0=Disable, 1=Enable) (40048xxh-40049xxh)
       Access to SDIO Wifi registers (0=Disable, 1=Enable) (4004Axxh-4004Bxxh)
 19
       Access to Microphone regs
                                       (0=Disable, 1=Enable) (40046xxh)
 20
       Access to SNDEXCNT register
                                       (0=Disable, 1=Enable) (40047xxh)
 21
 22
       Access to I2C registers
                                       (0=Disable, 1=Enable) (40045xxh)
 23
       Access to GPIO registers
                                       (0=Disable, 1=Enable) (4004Cxxh)
 24
       Access to 2nd NDS Cart Slot
                                       (0=Disable, 1=Enable) (40021xxh)
        Access to New Shared WRAM
                                       (0=Disable, 1=Enable) (3xxxxxxh)
 25
 26-27 Unused (0)
        Undocumented/Unknown
                                       (0=???, 1=Normal)
                                                              (?)
 29-30 Unused (0)
        Access to SCFG/MBK registers (0=Disable, 1=Enable) (4004000h-4004063h)
Bit7,12-15 are READ-ONLY (showing state set via ARM9 side).
Default settings seem to be:
 93FFFB06h for DSi Firmware (Bootcode and SysMenu/Launcher)
 13FFFB06h for DSiware (eg. SysSettings, Flipnote, PaperPlane)
 13FBFB06h for DSi Cartridges (eg. System Flaw)
                                                              (bit18=0=sdmmc off)
 12A03000h for NDS cartridges (and DSiware in NDS mode, eg. Pictochat)
Bits 0,1,2,10,18,31 are taken from carthdr[1B8h].
4004010h - DSi9 - SCFG MC - NDS Slot Memory Card Interface Status (R)
4004010h - DSi7 - SCFG MC - NDS Slot Memory Card Interface Control (R/W)
       1st NDS Slot Game Cartridge (0=Inserted, 1=Ejected)
                                                                            (R)
 1
        1st NDS Slot Unknown/Undocumented (0)
      1st NDS Slot Power State (0=0ff, 1=PrepareOn, 2=0n, 3=RequestOff) (R/W)
        2nd NDS Slot Game Cartridge (always 1=Ejected) ;\DSi
                                                                             (R)
        2nd NDS Slot Unknown/Undocumented (0)
                                                        ; prototype
       2nd NDS Slot Power State
                                     (always 0=0ff)
                                                         :/relict
                                                                            (R/W)
 8-14 Unknown/Undocumented (0)
        Swap NDS Slots (0=Normal, 1=Swap)
                                                                            (R/W)
 16-31 ARM7: See Port 4004012h, ARM9: Unspecified (0)
Note: Additionally, the NDS slot Reset pin can be toggled (via ROMCTRL.Bit29; that bit is writeable on ARM7 side on DSi; which wasn't supported on NDS).
Power state values:
 0=Power is off
 1=Prepare Power on (shall be MANUALLY changed to state=2)
```

```
2=Power is on
 3=Request Power off (will be AUTOMATICALLY changed to state=0)
cart power on: (official/insane 1+10+27+120ms, but also works with 1+1+0+1ms)
 wait until state<>3
                                        ;wait if pwr off busy?
                                        ;exit if already on?
 exit if state<>0
                                        ;prepare pwr on? or want RESET ?
 wait 1ms, then set state=1
                                        ;apply pwr on?
 wait 10ms, then set state=2
                                                                ;better: 1ms
 wait 27ms, then set ROMCTRL=20000000h ; release reset signal ; better: 0ms
                                        ;more insane delay?
 wait 120ms
                                                                :better: 1ms
cart power off: (with unfortunate 153ms wait)
 wait until state<>3
                                        ;wait if pwr off busy?
 exit if state<>2
                                         :exit if already off?
 set state=3
                                        ;request pwr off?
 wait until state=0
                                        ;wait until pwr off <-- SLOW: 153ms!!!
```

Power Off is also done automatically by hardware when ejecting the cartridge.

Power switching does reset ROMCTRL.bit29=0 (reset signal).

Bit15 swaps ports 40001A0h-40001BFh and 4100010h with 40021A0h-40021BFh? and 4102010h?, the primary purpose is mapping the 2nd Slot to the 4xx0xxxh registers (for running carts in 2nd slot in NDS mode; which of course doesn't work because the 2nd slot connector isn't installed), theoretically it would also allow to access the 1st slot via 4xx2xxxh registers (however, that doesn't seem to be fully implemented, cart reading does merely reply FFh's (cart inserted) or 00h's (no cart)). 4102010h can be read by manually polling DRQ in 40021A4h.bit23, and probably by NDMA (but not by old DMA which has no known DRQ mode for 2nd slot).

```
4004012h - DSi7 - SCFG_1988H (R/W)
4004014h - DSi7 - SCFG_264CH (R/W)
```

0-15 Unknown (R/W)

Usually set to 1988h/264Ch for SCFG_1988H/264CH accordingly (when not doing so, the eject bit in SCFG_MC is always 1, and cart access fails). Maybe pin directions, clock dividers, power-on/off timers, waitstates, whatever?

4004020h - DSi7 - SCFG WL - Wireless Disable (R/W)

- OFFB, Related to Wifi Enable flag from TWLCFGn.dat files?
- 1-15 Unknown/unused (0)

4004024h - DSi7 - SCFG_OP - Debugger Type (R)

- 0-1 Debug Hardware Type (0=Retail, other=debug variants)
- 2-3 Unknown/unused (0)
- 4 Unknown (maybe used, since it isn't masked & copied to RAM)
- 5-15 Unknown/unused (0)

Changing this register would theoretically allow to install the debug firmware on retail consoles, however, it's unknown where bit0-1 come from (possibly from some external FLASH memory, internal PROM in the TWL CPU, solder pads underneath of the TWL CPU, or even from a physically different TWL CPU chip version).

DSi XpertTeak (DSP)

The DSi includes an XpertTeak Digital Signal Processor (DSP); which is consisting of a TeakLite II processor, plus some "expert" features (like DMA support). The thing appears to be intended for audio/video decoding, but it's left unused by most DSi games. However, it's used by the "Nintendo DSi Sound" and "Nintendo Zone" system utilities, and by the "Cooking Coach" cartridge.

DSi Teak Misc

DSi Teak I/O Ports (on ARM9 Side)

DSi Teak I/O Map (on Teak side)

DSi Teak I/O Ports (on Teak Side)

DSi Teak CPU Registers

DSi Teak CPU Control/Status Registers

DSi Teak CPU Address Config/Step/Modulo

DSi TeakLite II Instruction Set Encoding

DSi TeakLite II Operand Encoding

DSi Teak Misc

Teak Instruction Set References

There aren't any official references for the Teak instruction set. However, there's one document that has leaked into internet (plus some docs for older Oak instruction set):

TeakLite Architecture Specification Revision 4.41 (DSP Group Inc.)

OakDSPCore Technical Manuals for CWDSP1640 or CWDSP167x (LSI Logic)

OakDSPCore DSP Subsystem AT75C (Atmel)

TeakLite II supports lots of additional opcodes, the only available info has leaked in form of .DLLs which were (apparently by mistake) bundled with a specific RVDS release version:

TeakLite II disassembler dll in RVDS (RealView Developer Suite) 4.0 Pro

There's no known way to use the RVDS disassembler GUI to decipher Teak binaries. However, Normmatt found a way to get the .DLLs to disassemble code manually (via LoadLibrary and GetProcAddr), which in turn allowed to disassemble all possible 65536 combinations for all opcodes.

BUG: That RVDS tool disassembles "R0425" operands to "r6" (instead of "r5"), that's definetely wrong for the old "movr" opcode (TeakLite I didn't support any "r6" register at all), and, when looking at disassembled code, it does also look wrong for newer TL2 opcodes.

Teak COFF Files

The DSi Sound utility contains a COFF file called "aac.a" (inside of its nitro filesystem), and aside from the binary, the file is also including a COFF symbol

table with labels in ASCII format.

Teak Undefined Opcodes

There are several "Undefined" opcodes: Any opcodes that have no instruction assigned in the opcode encoding table (or that are excellinately assigned as "undefined" in the table). Opcodes with invalid parameters (eg. ArArp set to 6..7).

Some opcodes are also having "Unused" operand bits; these bits should be usually zero (nonzero would supposedly mirror to the same instruction, but one shouldn't do that).

Moreover, there are various special cases saying that certain opcodes may not be used with certain registers, eg. "addh" shall not be used with operands Ax,Bx,p (with unknown results when violating that rule).

Teak Memory

Memory is addressed in 16bit WORD units (not in bytes) with separate Instruction and Data busses. Before starting the Teak, store the Teak program code in New Shared WRAM, and then map that memory to Teak side via MBK registers:

DSi New Shared WRAM (for ARM7, ARM9, DSP)

At Teak side, 16bit is the smallest addressable unit (so there's no "byte-order" on Teak side - however, 16bit values should be stored in little endian format on ARM side).

Confusingly, the "movpdw" opcode is doing a 32bit read with two 16bit words ordered in big-endian (and, on ARM side, byte-fractions ordered in little-endian). There are a few more opcodes that can read/write 32bits, with optional address increment/decrement for the 2nd word, so endianness is selectable in that cases; it's also common to use the SAME address for both words (probably intended for scaling a 16bit memory value to 32bits).

Teak Code Memory

TeakLite II supports 18bit program memory addressing (unlike Teak/Oak which supported only 16bit addresses). The 18bits allow to address max 256Kwords (=512Kbytes) of code, whereas, the DSi can map only half that much memory to the DSP (ie. max 256Kbytes code).

Call/Ret are always pushing/popping 32bit return addresses (even when doing "near" calls within the same 16bit page).

Teak Data Memory (RAM and Memory Mapped I/O)

Teak Data Memory is addressed via 16bit address bus (via registers r0..r7), allowing to access max 64Kwords (2Kwords of MMIO, plus 62Kwords of RAM). The memory is divided into three sections (X/Z/Y-spaces), the size/location of that sections can be changed via Port 8114h (in 1Kword units), and alongsides, the MMIO base can be adjusted via Port 811Eh. The default areas are:

```
0000h..7FFFh X Space (for RAM, with 1-stage write-buffer) ;min zero 8000h..87FFh Z Space (for Memory-mapped I/O, no write-buffer) ;min zero 8800h..FFFFh Y Space (for RAM, with 1-stage write-buffer)) ;min 1Kword
```

Confusingly, the DSi Sound utility is mapping 128Kwords of RAM as Teak Data memory, but it's unknown how to access all of that memory. The CPU opcodes, CPU registers, and MMIO registers don't seem to allow to access more than 64Kwords of Data. Maybe the extra memory is accessible via DMA, and maybe the CPU's [r7+imm16] operands might allow to exceed the 64Kbyte range (though they might as well wrap within 64Kbyte range, actually that's more likely, especially for "signed" immediates).

Teak Call Conventions (as done in "aac.a" from DSi Sound)

Functions are called with up to four parameters in a0,a1,b0,b1 (or a0l, a1l, b0l, b1l when needing only 16bits). Any further parameters are pushed on stack before the function call (and are deallocated via "rets Imm8" opcode upon return). Register r7 is often used as stack frame (for accessing pushed incoming parameters & locally allocated variables).

Functions may smash a0, a1, b0, b1. A return value (if any) is stored in a0 (or a0l). All other registers like r0..r7, sv, etc. should be left unchanged (or pushed/popped when needed).

Teak Speed

Cycles per opcode are defined in the TeakLite document (not covering TeakLite II opcodes though). Most instructions (even Multiply opcodes) can complete in a single clock cycle. The main bottleneck appear to be memory access cycles: Code and Data memory can be accessed in parallel, so the overall rule would be:

NumCycles = max(NumberOfOpcodeWords, NumberOfDataReadsWrites)

Some exceptions with extra cycles are opcodes that are changing PC, or that do read/write program memory (movd and movp). Opcodes exp, max, maxd, min are having restrictions saying that the result may not be used by the "following instruction".

The overall clock speed in the DSi is unknown; some years ago somebody seems to have claimed it to be around 130MHz, but it's unclear where that info came from. The ARM9 can access WRAM at 33MHz, so one may doubt that the Teak could do it much faster; unless it's using a cache, or unless it's packing two continous 16bit accesses into a 32bit access.

DSi Teak I/O Ports (on ARM9 Side)

```
4004300h - DSi9 - DSP PDATA - DSP Transfer Data Read FIFO (R)
```

0-15 Data (one stage of the 16-stage Read FIF0)

4004300h - DSi9 - DSP PDATA - DSP Transfer Data Write FIFO (W)

0-15 Data (one stage of the 16-stage Write FIF0)

4004304h - DSi9 - DSP PADR - DSP Transfer Address (W)

0-15 Lower 16bit of Address in DSP Memory

Note: The upper 16bit of Address must be configured in the DMA register (inside of the DSP).

4004308h - DSi9 - DSP_PCFG - DSP Configuration (R/W) (16bit)

- O DSP Reset (0=Release, 1=Reset); should be held "1" for 8 DSP clks
- 1 Address Auto-Increment (0=0ff, 1=0n)
- 2-3 DSP Read Data Length (0=1 word, 1=8 words, 2=16 words, 3=Free-Run)
- 4 DSP Read Start Flag (mem transfer via Read FIFO) (1=Start)
- 5 Interrupt Enable Read FIFO Full (0=0ff, 1=0n)
- 6 Interrupt Enable Read FIFO Not-Empty (0=0ff, 1=0n)
- 7 Interrupt Enable Write FIFO Full (0=0ff, 1=0n)
- 8 Interrupt Enable Write FIFO Empty (0=0ff, 1=0n)
- 9 Interrupt Enable Reply Register 0 (0=0ff, 1=0n)

```
10
        Interrupt Enable Reply Register 1
                                              (0=0ff, 1=0n)
 11
        Interrupt Enable Reply Register 2
                                              (0=0ff, 1=0n)
 12-15 DSP Memory Transfer (0=Data Memory, 1=MMIO Register, 5=Program Memory)
400430Ch - DSi9 - DSP PSTS - DSP Status (R) (16bit)
        Read Transfer Underway Flag (0=No, 1=Yes/From DSP Memory)
       Write Transfer Underway Flag (0=No, 1=Yes/To DSP Memory)
 1
        Peripheral Reset Flag (0=No/Ready, 1=Reset/Busy)
 2
       Unused
       Read FIFO Full Flag
 5
                                  (0=No, 1=Yes)
       Read FIFO Not-Empty Flag (0=No, 1=Yes) ; ARM9 may read DSP PDATA
 6
        Write FIFO Full Flag
                                  (0=No. 1=Yes)
 8
        Write FIFO Empty Flag
                                  (0=No, 1=Yes)
        Semaphore IRQ Flag (0=None, 1=IRQ)
 9
 10
       Reply Register 0 Update Flag (0=Was Written by DSP, 1=No)
       Reply Register 1 Update Flag (0=Was Written by DSP, 1=No)
 11
       Reply Register 2 Update Flag (0=Was Written by DSP, 1=No)
 12
 13
       Command Register O Read Flag (O=Was Read by DSP, 1=No)
       Command Register 1 Read Flag (0=Was Read by DSP, 1=No)
 14
       Command Register 2 Read Flag (0=Was Read by DSP, 1=No)
 15
Unknown if/when bit10-15 get reset... maybe after reading the status... or when reading a reply or writing a new command?
4004310h - DSi9 - DSP PSEM - ARM9-to-DSP Semaphore (R/W) (16bit)
 0-15 ARM9-to-DSP Semaphore 0..15 Flags (0=0ff, 1=0n)
Reportedly these flags are sent in ARM9-to-DSP direction (=seems correct).
Confusingly, the other DSP Pxxx registers are for opposite direction?
4004314h - DSi9 - DSP PMASK - DSP-to-ARM9 Semaphore Mask (R/W) (16bit)
 0-15 DSP-to-ARM9 Semaphore 0..15 Interrupt Disable (0=Enable, 1=Disable)
4004318h - DSi9 - DSP PCLEAR - DSP-to-ARM9 Semaphore Clear (W) (16bit)
 0-15 DSP-to-ARM9 Semaphore 0..15 Clear (0=No Change, 1=Clear)
Reportedly clears bits in DSP PSEM/4004310h. [that's probably nonsense, clearing bits in DSP SEM/400431Ch would make more sense]
400431Ch - DSi9 - DSP SEM - DSP-to-ARM9 Semaphore Data (R) (16bit)
 0-15 DSP-to-ARM9 Semaphore 0..15 Flags (0=0ff, 1=0n)
Reportedly these flags are received in DSP-to-ARM9 direction.
4004320h - DSi9 - DSP CMD0 - DSP Command Reg. 0 (R/W) (ARM9 to DSP) (16bit)
4004328h - DSi9 - DSP CMD1 - DSP Command Reg. 1 (R/W) (ARM9 to DSP) (16bit)
4004330h - DSi9 - DSP CMD2 - DSP Command Reg. 2 (R/W) (ARM9 to DSP) (16bit)
```

```
4004324h - DSi9 - DSP_REP0 - DSP Reply Register 0 (R) (DSP to ARM9) (16bit) 400432Ch - DSi9 - DSP_REP1 - DSP Reply Register 1 (R) (DSP to ARM9) (16bit) 4004334h - DSi9 - DSP_REP2 - DSP Reply Register 2 (R) (DSP to ARM9) (16bit) 0-15 Reply/Data from DSP
```

Further Teak related registers

SCFG CLK, SCFG RST, SCFG EXT registers, MBK registers, and SNDEXCNT register.

DSi Control Registers (SCFG)

DSi New Shared WRAM (for ARM7, ARM9, DSP)

DSi SoundExt

And, for the final audio output and microphone input,

DSi Touchscreen/Sound Controller

DSi Teak I/O Map (on Teak side)

I/O port are mapped in "data memory" at 8000h-87FFh (2Kwords). All ports are 16bit wide, located at even word addresses (words at odd addresses seem to be always 0000h, except, there ARE some odd ports used at 806xh).

```
8000h?
 8000h
               3300 3300 3300 R Fixed 3300h
 8002h
               3300 3300 3300 R Fixed 3300h (maybe mirror of port 8000h)
8004h?
 8004h
               0000 0000 87FF
 8006h
                              ?? DANGER (crashes on read)
 8008h..800Eh 3300 3300 3300 R Fixed 3300h (maybe mirror of port 8000h)
8020h?
 8010h
               0000 0000 0003
 8012h
               0000 0000 0003
 8014h
               0000 0000 FFFF
 8016h
               0000 0000 0000
                                ;...(writing [8018h]=8018h causes "8238h")
 8018h
               0000 0000 BDEF
              C902 C902 C902 R used for chip detect (for xpert offsets tbl)
 801Ah
 801Ch
               0003 0003 0003
               0003 0003 0003
 801Eh
8020h?
                                  DANGER (causes TRAP exception)
 8020h
               0000 0000
 8022h
               0000 0000 0000
 8024h
               0000 0000 FFFF R/W
```

```
8026h
               0000 0000 FFFF R/W
 8028h
               0000 0000 0000
 802Ah
               0000 0000 0000
 802Ch
               0000 0000 FFFF R/W
 802Eh
               0000 0000 FFFF R/W
 8030h
               0000 0000
                                  ;\ <-- DANGER
 8032h
               0000 0000 0000
 8034h
               0000 0000 FFFF
                                  ; looks like resembling port 8020h..802Fh
 8036h
               0000 0000 FFFF
 8038h
               0000 0000 0000
 803Ah
               0000 0000 0000
 803Ch
               0000 0000 FFFF
 803Eh
               0000 0000 FFFF
 8040h..804Eh 3300 3300 3300 R
                                  Fixed 3300h (maybe mirror of port 8000h)
8050h?
 8050h
               7000 0000 F03F
 8052h
               0000 0000 7F7F
 8054h
               0000 0000 0000
 8056h
               0000 0000 0001
 8058h
               0000 0000 0000
                                  Mirror of port 8050h
 805Ah..805Eh F03F F03F R
8060h?
 8060h
                                 <-- or other value (034Fh when [NNNNh]=NNNNh)
               0105 0105 0105
               0000 0000 0000
 8061h
 8062h
               FFFF 0000 FFFF ;\
 8063h
               0F03 0000 0F03 ;/
               FFFF 0000 FFFF ;\
 8064h
 8065h
               0F03 0000 0F03 ;/
 8066h
               FFFF 0000 FFFF ;\
               0F03 0000 0F03 ;/
 8067h
 8068h
               00FF 0000 00FF ;\
 8069h
               00FF 0000 00FF;
 806Ah
               00FF 0000 00FF ;/
 806Bh
               FFFF 0000 FFFF
 806Ch
               FFFF 0000 FFFF
 806Dh
               0000 0000
                                DANGER (causes TRAP exception)
 806Eh
               3001 0000 FFFF
 806Fh
               0000 0000 BFFF
 8070h
               0000 0000 0001
               0000 0000 FFFF
 8072h
               C000 C000 C000
 8074h
 8076h..807Eh 0105 0105 0105 R
                                  Mirror of port 8060h
8080h?
 8080h
               C00E 0000 FFFF
```

```
8082h
               0001 0000 0001
  8084h
               8000
                                DANGER
 8086h
               0000
                                DANGER
 8088h
               0000 0000 07BF
 808Ah
               0000 0000 07BF
 808Ch
               0000 0000 07BF
 808Eh
               0000 0000 07BF
 8090h
               0000 0000 06BF
               0000 0000 05BF
 8092h
 8094h
               0000 0000 07BF
 8096h
               0000 0000 0002
               0000 0000 0302
 8098h
 809Ah
               0000 0000 0003
 809Ch
               0000 0000 0003
 809Eh
               0000 0000 0003
               0000 0000 0003
 80A0h
 80A2h
               0000 0000 0003
 80A4h
               0000 0000 0003
 80A6h
               0000 0000 0003
 80A8h
               0000 0000 0003
 80AAh
               0000 0000 FFFF
                                  waitstates? writing FFFFh causes SLOWDOWN?
 80ACh
               0000 0000 FFFF
 80AEh
               0000 0000 FFFF
 80B0h..80BEh FFFF FFFF R
                                  Mirror of port 8080h
80C0h APBP (cmd/reply/semaphore)
              xxxx xxxx xxxx R/W T REPLY0 (to ARM)
 80C0h
 80C2h
               4300 4300 4300 R T CMD0 (from ARM)
 80C4h
               0000 0000 FFFF R/W T REPLY1 (to ARM)
               3123 3123 3123 R T CMD1 (from ARM)
 80C6h
              0000 0000 FFFF R/W T REPLY2 (to ARM)
 80C8h
 80CAh
               3223 3223 R
                                T CMD2 (from ARM)
               0000 0000 FFFF R/W APBP SetSemaphore DSP-to-ARM (R/W)
 80CCh
                                 (unknown, maybe semaphore irg-mask?) (R/W)
 80CEh
               0000
 80D0h
               0000
                              ?? APBP AckSemaphore ARM-to-DSP (W) 1=clr
              AFFE AFFE AFFE R
                                 APBP GetSemaphore ARM-to-DSP (R)
 80D2h
                              ?? (parts R/W, irg mask?)(DANGER: can crash cpu)
 80D4h
               0000
 80D6h
               03C0 03C0 03C0 R
                                  command/reply flags
 80D8h
               3B00 3B00 3B00 R
                                  <-- ...can be this or that
 80DAh..80DEh 0000 0000 0000 R
                                  Fixed 0000h
80E0h AHBM (whatever, dma related?)
 80E0h
               0000 0000 0000 R
                                  Fixed 0000h
               0000 0000 0FBF R/W ;\whatever N=0..2(0010h=?,0020h=?,0025h=dma?)
 80E2h+N*6
 80E4h+N*6
               0000 0000 03FF R/W; whatever N=0..2(0200h=read, 0300h=write)
 80E6h+N*6
               0000 0000 00FF R/W ;/whatever N=0..2(bit0-7=dma0..7,0000h=reset)
```

```
80F4h
               0000 0000 FC00 R/W
 80F6h
               0000 0000 0000 ??
 80F8h
               0000 0000 0000 ??
 80FAh
               0000 0000 FFFF R/W
 80FCh
               FFFF 0000 FFFF R/W
 80FEh
               0000 0000 FFFF R/W
8100h MIU (memory limits for X-,Y-,Z-Space, and Memory Mapped I/O base)
               FFFF 0000 FFFF
 8100h
 8102h
               0FFF 0000 0FFF
 8104h
               0000 0000 FFFF
 8106h
               0000 0000 FFFF
 8108h
               0000 0000 FFFF
 810Ah
               0000 0000 FFFF
                                  Mirror of port 811Ah
 810Ch
               0014 0014 0014 R
 810Eh
               0000 0000 FFFF
 8110h
               0000 0000 00FF
 8112h
               0000
                                  DANGER
                              R/W miu config page memory limits (done 2x)
 8114h
               1E20
 8116h
               1E20 0100 403F
 8118h
               1E20 0100 403F
                              R/W DANGER crashes (but bit4 can be cleared)
 811Ah
               0014 00x4
 811Ch
               0004 0000 007F
                              R/W miu relocate mmio (8000h AND FC00h) (done 1x)
 811Eh
               8000
 8120h
               0000 0000 000F
 8122h
               0000 0000 007F
 8124h..813Eh 0014 0014 0014 R Mirror of port 811Ah
8140h whatever
 8140h+N*4
               0000 0000 FFFF;\whatever, for Index N=0..0Eh
 8142h+N*4
               0000 0000 803F ;/
               0000 0000 FFFF;\whatever, for Index OFh
 817Ch
 817Eh
               0000 0000 C03F ;/ ;<--with bit14!
8180h DMA (eight channels, port 81C0h..81DEh are bank-switched via 81BEh)
 8180h
               0000 0000 0000 ??
 8182h
               0000 0000 0000 ??
 8184h
               0001 0000 00FF R/W channel enable flag(s)?
 8186h
               0000 0000 00FF R/W
 8188h..818Ch 0000 0000 0000 R
                                  Fixed 0000h seox (end of transfer flags?)
               3210 0000 7777 R/W
 818Eh
                                      ;\
 8190h
               7654 0000 7777 R/W
                                      ;/
               0000 0000 7C03 R/W
 8192h
 8194h..81B4h 0000 0000 0000 R Fixed 0000h
 81B6h
               0000 0000 FFFF R/W
 81B8h
               0000 0000 FFFF R/W
 81BAh
               0000 0000 FFFF R/W
```

```
81BCh
              0000 0000 FFFF R/W
 81BEh
              0000 0000 0007 R/W gcs dtcca (dma channel; bank for 81C0h-81DEh)
 81C0h:0..7
              0000 0000 FFFF R/W ;\ ;\maybe addr1? ;lo ;\
 81C2h:0..7
              0000 0000 FFFF R/W ; ;/
                                                     ;hi ;
              0000 0000 FFFF R/W; ;\maybe addr2?; lo; five actual params
 81C4h:0..7
 81C6h:0..7
              0000 0000 FFFF R/W ;
                                                     ;hi ;
 81C8h:0..7
              FFFF 0001 FFFF R/W ; ;-maybe len?
                                                          ;/
 81CAh:0..7
              0001 0001 FFFF R/W ;
                                    ;-usually 1
                                                          ;\
 81CCh:0..7
              0001 0001 FFFF R/W ;
                                   :-usuallv 1
                                                          ; config stuff for
 81CEh:0..7
              0001 0000 FFFF R/W ;
                                    ; -2,4,2,1
                                                          ; memory type,
 81D0h:0..7
              0001 0000 FFFF R/W;
                                    ;-4,2,2,1
                                                         ; transfer direction,
                                    :-2.4.0.1
                                                         ; etc?
 81D2h:0..7
              0001 0000 FFFF R/W ;
 81D4h:0..7
              0001 0000 FFFF R/W ;
                                    ;-4,2,0,1
                                                          ; (code vs data
 81D6h:0..7
              0001 0000 FFFF R/W;
                                   ;-0,0,0,1
                                                          : memory and such)
              0001 0000 FFFF R/W;
                                    ;-0,0,0,1
 81D8h:0..7
 81DAh:0..7
              F200 0000 F7FF R/W; ;-670h,607h,400h,250h;
              0000 0000 1FF7 R/W ; ;-usually 300h
 81DCh:0..7
              0000 0000 00FF R/W ;/ ;-usually 0
 81DEh:0..7
 81E0h..81FEh 0000 0000 0000 R Fixed 0000h
8200h ICU (interrupts)
              4020 4020 4020 R interrupt request flags (0=none, 1=irq)
  8200h
 8202h
              0000 \ 0000 \ 0000 \ W interrupt acknowledge (0=ack, 1=no change)
              0000 0000 FFFF ?? force IRO flag set? (0=no change, 1=set?)
 8204h
              0000 0000 FFFF R/W enable as int0 (0=disable, 1=enable)
 8206h
              0000 0000 FFFF R/W enable as intl (0=disable, 1=enable)
 8208h
              0000 0000 FFFF R/W enable as int2 (0=disable, 1=enable)
 820Ah
              0000 0000 FFFF R/W enable as vint (0=disable, 1=enable)
 820Ch
              2000 0000 FFFF R/W (lsb of type0..3)
 820Eh
              2000 0000 FFFF R/W (msb of type0..3)
 8210h
              0003 0000 8003 R/W ;\(lsw for irg 0..15) (bit0-1,15 are R/W)
 8212h+N*4
              FC00 0000 FFFF R/W ;/(msw for irg 0..15) for vint: proc? (16bit)
 8214h+N*4
 8252h
              0000 0000 FFFF R/W ??
 8254h
              0000 0000 5555 R/W ??
 8256h
              0000 0000 5555 R/W ??
 8258h..827Eh 0000 0000 0000 R Fixed 0000h
                                               (or 6004h when [NNNNh]=NNNNh)
8280h Audio (two channels N=0..1, each with speaker out and microphone in)
  8280h+N*80h
              0005 0000 FFFF ...
                                        :\
              0000 0000 7FE7
 8282h+N*80h
                                        ; btdmp prepare receive channel params
 8284h+N*80h
              0000 0000 0FE7
 8286h+N*80h
              0000 0000 0003
 8288h+N*80h
              1FFF 0000 1FFF
 828Ah+N*80h
              0000 0000 0FFF
 828Ch+N*80h
              0000 0000 3FFF
 828Eh+N*80h
              0000 0000 FFFF
```

```
8290h+N*80h
              0000 0000 FFFF
                                        ;/
                                 Fixed 0000h
 8292h+...
              0000 0000 0000 R
  829Eh+N*80h
              0000 0000 8000
                                 btdmp enable receive channel (0=off, ?=on)
 82A0h+N*80h
              0005 0000 FFFF ...
 82A2h+N*80h
              0000 0000 7FE7
 82A4h+N*80h
              0000 0000 0FE7
                                          btdmp prepare transmit channel params
 82A6h+N*80h
              0000 0000 0003
 82A8h+N*80h
              1FFF 0000 1FFF
 82AAh+N*80h
              0000 0000 0FFF
 82ACh+N*80h
              0000 0000 3FFF
 82AEh+N*80h
              0000 0000 FFFF
 82B0h+N*80h
              0000 0000 FFFF
 82B2h+...
              0000 0000 0000 R
                                  Fixed 0000h
 82BEh+N*80h 0000 0000 8000
                                 btdmp enable transmit channel(0=off, ?=on)
 82C0h+N*80h
              001x 001F 001F R
                                 DSPAudio UpdateFifo, state1 (bit3=recv)
              0057 005x 0057 R
                                 DSPAudio UpdateFifo, state2 (bit3/4=send)
 82C2h+N*80h
 82C4h+N*80h E0A1 FFFF E0A1 R?
                                 DSPAudio UpdateFifo, recv
              0000 0000 0000 W
                                 DSPAudio SendToOutput, send
 82C6h+N*80h
 82C8h+N*80h 0000 0000 0003
 82CAh+N*80h 0000 0000 0003
                                  btdmp fifo flush transmit channel
              0000 0000 0000 R
                                 Fixed 0000h
 82CCh+...
 8380h..867Eh 03C0 03C0 03C0 R
                                 Mirror of Port 80D6h
8680h? (listed in "xpert offsets tbl", but there are just mirrors)
 8680h..87FEh 03C0 03C0 03C0 R Mirror of Port 80D6h
```

Unknown I/O Ports

Reportedly, XpertTeak also supports some "Serial" port (probably UART or so, unknown if the DSi's CPU TWL chip does have any pins for that signals) (or maybe "Serial" is just referring to the Audio I2S bus).

xpert offsets tbl: (with baseIO=8000h)

The DSi's aac.c file contains a "xpert_offsets_tbl" with three sets of I/O regions, which are apparently related to different hardware versions:

```
? ? ? ? ? ? APBP AHBM MIU ? DMA ICU AUDIO ? #0 3333 0000 0010 0020 0050 0060 0080 00A0 3333 00C0 3333 0100 0180 0200 3333 #1 0000 0004 0010 0020 0050 0060 0080 00C0 00E0 0100 0140 0180 0200 0280 0680 #2 3333 0004 0010 3333 3333 0020 0040 3333 3333 0060 3333 3333 0120 3333 3333
```

All addresses are relative to the MMIO base (usually 8000h), 3333h is apparently some dummy value for unsupported I/O areas.

The DSi does use set #1. The other two sets are probably relicts for older Teak hardware that was never used in DSi consoles (for example, set #2 doesn't event support the APBP region for cmd/reply/semaphore).

DSi Teak I/O Ports (on Teak Side)

8000h base (with whatever at 8000h,8004h,8010h,8020h,8050h,8060h,8080h) xx=[baseI0+06h]whatever (reading does crash/halt/hang the teak CPU) used to detect hardware type (for xpert offsets tbl) a1=[baseI0+1Ah] Caution: Reading 8006h does crash/halt/hang the teak CPU. 80C0h Apbp (cmd/reply/semaphore) [apbpI0+00h]=a0l APBP SetReplyRegister0 a0=[apbpI0+02h]APBP GetCommandRegister0 ;80C2h (that is, set1) APBP SetReplyRegister1 [apbpI0+04h]=a0l APBP GetCommandRegister1 :80C6h (that is. set1) a0=[apbpI0+06h][apbpI0+08h]=a0lAPBP SetReplyRegister2 APBP GetCommandRegister2 a0=[apbpI0+0Ah] :80CAh (that is, set1) [apbpI0+0Ch]=a0lAPBP SetSemaphore DSP-to-ARM (R/W) (unknown, maybe semaphore irg-mask?) [apbpI0+0Eh] APBP AckSemaphore ARM-to-DSP (W) 1=clr [I0+12h] bits [apbpI0+10h] APBP GetSemaphore ARM-to-DSP (R) [apbpI0+12h] [apbpI0+14h] (unused) (parts R/W) (DANGER: can crash cpu) test[apbpI0+16h].bit5 APBP CheckReplyRegister0 <-- unreliable ? APBP CheckReplyRegister1 test[apbpI0+16h].bit6 APBP CheckReplyRegister2 test[apbpI0+16h].bit7 ;I0+16 mirrored to end test[apbpI0+16h].bit8 APBP CheckCommandRegister0 ; of IO area! test[apbpI0+16h].bit12 APBP CheckCommandRegister1 test[apbpI0+16h].bit13 APBP CheckCommandRegister2 test[apbpI0+16h].bit9 APBP CheckSemaphoreRequest (unknown, Ex00h, some status?) [apbpI0+18h] [apbpI0+1Ah] (unknown/unused, zero, not R/W) (unknown/unused, zero, not R/W) [apbpI0+1Ch] [apbpI0+1Eh] (unknown/unused, zero, not R/W) (unimplemented) APBP GetSemaphore (unimplemented) APBP ClearSemaphore APBP MaskSemaphore (unimplemented) 80E0h AHBM [ahbmI0+N*06h+02h+00h]=x whatever (0010h=?, 0020h=?, 0025h=dma?)[ahbmI0+N*06h+02h+02h]=x whatever (0200h=read, 0300h=write) [ahbmI0+N*06h+02h+04h]=x whatever (xxxxh=?, 0000h=reset) 8100h MIU (memory limits, X-,Y-,Z-Space? and, memory mapped I/O)

;miu config page memory limits (done 2x)

(done 1x)

;miu relocate mmio (8000h)

8140h ?

[miuI0+14h]=xxxx

[miuIO+1Eh]=a1 AND FC00h

```
8180h DMA
  [dmaI0+04h]
                      channel enable flag(s)?
  [dmaI0+08h..]
                      seox (end of transfer flags? in multiple bits/registers?)
  [dmaIO+3Eh]
                      gcs dtcca (control register or so)
  [dmaI0+40h]
                      param
  [dmaI0+42h]
                      param
  [dmaI0+44h]
                      param
  [dmaI0+46h]
                      param
  [dmaI0+48h]
                      param
  [dmaI0+4Ah]
                      param
  [dmaI0+4Ch]
                      param
  [dmaI0+4Eh]
                      param
  [dmaI0+50h]
                      param
  [dmaI0+52h]
                      param
  [dmaI0+54h]
                      param
  [dmaI0+56h]
                      param
  [dmaI0+58h]
                      param
  [dmaI0+5Ah]
                      param
  [dmaI0+5Ch]
                      param
  [dmaI0+5Eh]
                      param
8200h Irq
  [icuI0+00h].bit9..15
                         IRO interrupt request flags (0=none, 1=irg)
  [icuI0+02h].bit9..15
                         IRO interrupt acknowledge (0=ack, 1=no change)
  [icuI0+04h].bit0..12,14..15 IRO force IRO flag set? (0=no change, 1=set irg)
                         IRQ enable as intO (0=disable, 1=enable)
  [icuI0+06h].bit9..15
                         IRO enable as intl (0=disable, 1=enable)
  [icuI0+08h].bit9..15
                         IRO enable as int2 (0=disable, 1=enable)
  [icuI0+0Ah].bit9..15
                         IRQ enable as vint (0=disable, 1=enable)
  [icuI0+0Ch].bit9..15
                         IRQ (lsb of type0..3)
  [icuI0+0Eh].bit9..15
                         IRO (msb of type0..3)
  [icuI0+10h].bit9..15
                         IRQ (lsw for irg 9..15) (bit0-1,15 are R/W)
  [icuI0+12h+(9..15)*4]
                         IRQ (msw for irg 9..15) for vint: proc? (16bit)
  [icuI0+14h+(9...15)*4]
icu bits
 icu.ack 00h-08h
 icu.ack 09h
                timer 1 int2
                                (05A0h)
 icu.ack 0Ah
                timer 0
                         intla (0590h)
 icu.ack OBh
                btdmp
                         int1b (05C0h)
 icu.ack OCh-ODh
                                (0550h..0580h) (cmd0,cmd1,cmd2,semaphorerequest)
 icu.ack 0Eh
                         int0
                apbp
                         vint (05B0h) (DSPAudio UpdateFifo) (v=VariableVect?)
 icu.ack 0Fh
                dma
teak exception vectors
```

```
code:00000h
                              (reset)
                ;start
 code:00002h
                ;trap handler (trap/break)
 code:00004h
                ;nmi handler
 code:00006h
                ;intO handler
 code:0000Eh
               ;int1 handler
 code:00016h
                ;int2 handler
                ;vint handler (without push/pop?)
 variable??
8280h Audio
test [audioI0+40h].bit3 DSPAudio UpdateFifo, state1 (recv)
test [audioI0+42h].bit4 DSPAudio UpdateFifo, state2 (send)
 a0=[audioI0+44h]
                         DSPAudio UpdateFifo, recv
test [audioI0+42h].bit3 DSPAudio SendToOutput, state
 [audioI0+46h]=x
                         DSPAudio SendToOutput, send
 [audioIO+N*80h+00h]=x btdmp prepare receive channel, param0, bit9=irq?
 [audioIO+N*80h+02h]=x btdmp prepare receive channel, param1
 [audioIO+N*80h+04h]=x btdmp prepare receive channel, param2
 [audioI0+N*80h+06h]=x btdmp prepare receive channel, param3
 [audioI0+N*80h+08h]=x btdmp prepare receive channel, param4
 [audioIO+N*80h+0Ah]=x btdmp prepare receive channel, param5
 [audioI0+N*80h+0Ch]=x btdmp prepare receive channel, param6
 [audioIO+N*80h+1Eh]=x btdmp enable receive channel (0=disable, [9013h]=enable)
 [audioI0+N*80h+20h]=x btdmp prepare transmit channel, param0, bit8=irq?
 [audioIO+N*80h+22h]=x btdmp prepare transmit channel, param1
 [audioIO+N*80h+24h]=x btdmp prepare transmit channel, param2
 [audioI0+N*80h+26h]=x btdmp prepare transmit channel, param3
 [audioI0+N*80h+28h]=x btdmp prepare transmit channel, param4
 [audioIO+N*80h+2Ah]=x btdmp prepare transmit channel, param5
 [audioIO+N*80h+2Ch]=x btdmp prepare transmit channel, param6
 [audioIO+N*80h+3Eh]=x btdmp enable transmit channel(0=disable, [9013h]=enable)
 [audioI0+N*80h+4Ah]=[9012h] btdmp fifo flush transmit channel
8680h?
 XXX
```

DSi Teak CPU Registers

36bit/40bit Accumulators: a0,a1,b0,b1

```
a0e:a0h:a0l (4:16:16 bits) = a0 (36bit) ;TL2: 40bit (8:16:16) a1e:a1h:a1l (4:16:16 bits) = a1 (36bit) ;TL2: 40bit (8:16:16)
```

```
b0e:b0h:b0l (4:16:16 bits) = b0 (36bit)
                                              ;TL2: 40bit (8:16:16)
 b1e:b1h:b1l (4:16:16 bits) = b1 (36bit)
                                              ;TL2: 40bit (8:16:16)
4bit snippets (bit32-35) of a0/a1 can be found in status registers (st0.st1). On TL2, the whole upper 8bit (bit32-39) of a0/a1/b0/b1 can be additionally accessed
via push/pop (a0e,a1e,b0e,b1e).
Teak General Registers: r0,r1,r2,r3,r4,r5,r6,r7
 r0
         ;TL ;16bit ;\
         ;TL ;16bit ;
 r1
         ;TL ;16bit ; old TL1 registers
 r3
         ;TL ;16bit ;
         ;TL ;16bit ;
 r4
         ;TL ;16bit ;/
 r5
         ;TL2 ;16bit ;<-- new TL2 register
 r6
         ;TL ;16bit ;<-- aka rb (with optional immediate, MemR7Imm)
 r7
32bit Multiply Result and 16bit Muliply Parameters: p0,p1, and x0,y0,x1,y1
         ;TL ;16bit ;-
 x0
         ;TL ;16bit ;-
 ٧0
         ;TL2 ;16bit ;-
 x1
 y1
         ;TL2 ;16bit ;-
 p0
         ;TL ;33bit! ;\Px
                             ;TL2: 33bit p0e:p0 ? ;TL1: 32bit?
                             ;TL2: 33bit p1e:p1 ? ;TL1: N/A
 р1
         ;TL2 ;33bit! ;/
         ;TL ;16bit ; ;<-- aka ph ;<-- called "p0" (aka "p") in "RegisterP0"
The "load ps" and "load ps01" opcodes allow to specify a multiply shifter, this is useful when dealing with signed/unsigned parameters:
 Unsigned = Unsigned * Unsigned
                                        :use shift 0
 Unsigned = Unsigned * Signed
                                        ;use shift +1
                               ;use shift -1
;use shift 0
;use shift +1
  Unsigned = Signed * Signed
                                        ;use shift +2
 Signed = Unsigned * Unsigned
 Signed = Unsigned * Signed
 Signed = Signed * Signed
TeakLite Misc
         ;TL ;18bit! ;-program counter (TL2: 18bit, TL1: 16bit)
 рс
         ;TL ;16bit ;-stack pointer (decreasing on push/call)
 sp
         ;TL ;16bit ;-shift value (negative=right) (for shift-by-register)
 sv
         ;TL ;16bit ;-related to min/max/mind/maxd
         ;TL ;16bit ;-Loop Counter (of block repeat)
         ;TL ;16bit ;-Repeat Counter (for "rep" opcode)
 repc
         ;TL ;16bit ;-Data Value Match (data breakpoints) (and for trap)
 d∨m
TeakLiteII Misc: vtr0,vtr1,prpage
 vtr0
         ;TL2 16bit
                    ;\related to vtrshr,vtrmov,vtrclr
                     :/(saved C/C1 carry flags for Viterby decoding)
 vtr1
         ;TL2 16bit
```

```
prpage ;TL2 4bit ;-??? (bit0-3 used/dangerous, bit4-15 always 0) vtr0,vtr1 are related to vtrshr,vtrmov,vtrclr opcodes (and multi-function opcodes with "vtrshr" suffix).
```

prpage isn't used by existing DSi code, setting the four write-able bits to nonzero seems to screw-up opcode fetching, causing code to crash (unless one of the next 1-2 prefetched opcodes restores prpage=0, which causes opcode fetching to recover; after skipping some following prefetched opcodes, until prpage=0 is applied). Maybe it's related to code access rights or waitstates... it doesn't seem to be related to upper 2bit of the 18bit program counter (prpage is zero even when executing code above address 0FFFFh).

Old Control/Status registers (TeakLite): st0,st1,st2,icr

New Control/Status registers (TeakLiteII): stt0,stt1,stt2,mod0,mod1,mod2,mod3

DSi Teak CPU Control/Status Registers

Address Config (TeakLiteII): ar0,ar1,arp0,arp1,arp2,arp3 Address Step/Modulo: cfgi,cfgj (and TL2 stepi0,stepj0)

DSi Teak CPU Address Config/Step/Modulo

User-defined registers (optional off-core): ext0,ext1,ext2,ext3

The four ext registers are intended for custom hardware extensions (where they could be used as I/O ports, with faster & more direct access than memory mapped I/O).

```
ext0 ;TL ;16bit
ext1 ;TL ;16bit
ext2 ;TL ;16bit
ext3 ;TL ;16bit
```

In the DSi, the four register do exist (they are fully read/write-able), but unknown if they do have any special functions - or if they are just general-purpose data registers (existing DSi software isn't using the ext registers, and hardware is solely accessed via memory mapped I/O).

Bitfields for Control/Status registers and cfgi/cfgj registers

```
page ;TL ;8bit "load" st1.bit0-7 (page for MemImm8) ;aka "lpg"
ps ;TL ;2bit "load" st1.bit10-11 (product shifter for multiply?)
ps01 ;TL2 ;4bit "load" mod0...? (maybe separate "ps" for p0 and p1 ?)
movpd ;TL2 ;2bit "load" stt2.bit6-7 (page for reading DATA from ProgMem)
modi ;TL ;9bit "load" cfgi.bit7-15 =imm9
modj ;TL ;9bit "load" cfgj.bit7-15 =imm9
stepi ;TL ;7bit "load" cfgi.bit0-6 =imm7
stepj ;TL ;7bit "load" cfgj.bit0-6 =imm7
```

Shadow Registers

Some registers (or in case of st0-st2: fractions thereof) exist as "shadows"... related to "cntx", "swap", "banke" (and maybe "bankr"?) opcodes, and "reti/retid" opcodes with "context" suffix, and interrupts with context switching enabled.

```
st0 bit0,2-11 ;\control/status (cntx) st1 bit10-11 (and "swap": bit0-7) ; (TL2: probably also SttMod)
```

```
st2 bit0-7
a0 <--> b0
             manualswap only?
                                       ;\accumulators (swap)
             autoswapped?
a1 <--> b1
r0 < --> r0b
r1 <--> r1b
r4 <--> r4b
                                        BankFlags (banke)
r7 <--> r7b
                :TL2
cfqi <--> cfqib
cfai <--> cfaib ;TL2
Ar, Arp <--> ? ;TL2
                                      ;-? (bankr and/or cntx)
```

Registers b0/b1 can be used as normal opcode operands, the other shadow registers are used only when doing bank/cntx stuff.

Suffix codes: dmod,dmodi,dmodij,context,eu,dbrv,ebrv,s,r

Non-register assembler keywords.

```
dmod ;TL ;suffix ;\
dmodi ;TL2 ;suffix ;
dmodj ;TL2 ;suffix ;
dmodij ;TL2 ;suffix ;/
context;TL ;suffix ;<-- (related to "cntx")
eu ;TL ;suffix ;<-- (aka "Axheu", now "Axh,eu")
dbrv ;TL2 ;suffix ;\for "bitrev"
ebrv ;TL2 ;suffix ;/
s ;TL ;suffix ;\param for "cntx" opcode ;"s" also for opcode 88D1h
r ;TL ;suffix ;/</pre>
```

Condition codes: true,eq,neq,gt,ge,lt,le,nn,c,v,e,l,nr,niu0,iu0,iu1

The 16 condition codes can be used for all opcodes with "Cond" operand, whereas "true" can be omitted (as it means always/non-conditional), the four conditions "gt,ge,lt,le" can be also used with "min/max/maxd/cbs" opcodes.

Old pre-TeakLiteII keyword names (renamed in TeakLiteII)

```
TL: x y p ph rb lpg a0heu a1heu
TL2: x0 y0 p0 p0h r7 page a0h,eu a1h,eu
```

DSi Teak CPU Control/Status Registers

There are two sets of Control/Status registers

```
Old registers (for TeakLite): st0/st1/st2, and icr
New registers (for TeakLiteII): stt0/stt1/stt2, and mod0/mod1/mod2/mod3
```

The new registers do contain only a few new bits, apart from that they are basically same as the old registers (with the old bits rearranged to different locations in the new registers).

The old registers do still exist on TeakLiteII, so one could use either old or new registers (all reads/writes will be mirrored to both register sets). However, there are a few cases where writing the old registers may smash bits in new registers (writing the old "limit" bit will change BOTH of the new "limit" bits, changing "ps" versus "ps01" may also involve strange effects, and... changing "a0e/a1e" bits seems to have "weird" effects on a0l/a0h/a1l/a1h, or maybe that's some "wanted" saturation effect?).

CPU Flags (for Cond opcodes)

CPU Flags are stored in st0 register (with mirrors in stt0/stt1). The flags can be used for conditional opcodes (with "Cond" operand). According to TeakLite datasheet, the flags are affected somewhat like this:

```
ZMNVCEL- add, addh, addl, cmp, cmpu, sub, subh, subl, inc, dec, neg
ZMNVCEL- maa, maasu, mac, macsu, macus, macuu, msu, sqra, rnd, pacr, movr
7MN-C--- or
ZM--C--- addv, cmpv, subv, and
ZMN--E-- clr, clrr, copy, divs, swap, not, xor
ZMN--OL- lim
ZMNVCELR norm
ZMN-CE-- rol, ror
ZMN-CE-- movs, movsi, shfc, shfi, shl, shl4, shr, shr4 ;for logical shift
ZMNVCEL- movs, movsi, shfc, shfi, shl, shl4, shr, shr4 ;for arithmetic shift
ZMN--E-- mov, movp, pop ;when dst=ac,bc (whut?)
                                                              ;\
xxxxxxxx mov, movp, pop ;when dst=st0
-----L- mov, push ;when src=aXL,aXH,bXL,bXH
                                                               ; mov etc.
----- mov, movp, pop, push ;when src/dst neither of above ;/
ZMN--E-- cntx s ;store shadows (new flags for al)
                                                              ;\cntx
ZMNVCELR cntx r ; restore shadows (old flags)
                                                               ;/
ZM----- set, rst, chnq
Z----- tst0, tst1, tstb
-M----- max, maxd, min
----R modr
----- mpy, mpyi, mpysu, sqr, exp
----- banke, dint, eint, load, nop, bkrep, rep, break, trap, movd
----- br, brr, call, calla, callr, ret, retd, reti, retid, rets
```

Flags for new TL2 opcodes aren't officially documented; some might follow the above rules (eg. the new "r6" register should act as old "r0-r5"), but other new opcodes might do this or that.

Old registers (TeakLite)

st0 - Old TL1 Status/Control Register st0

```
SAT R/W Saturation Mode (0=Off, 1=Saturate "Ax to data"); mod0.0

IE R/W Interrupt Enable (0=Disable, 1=Enable); dint/eint; mod3.7

IMO R/W Interrupt INTO Mask (0=Disable, 1=Enable if IE=1); mod3.8

IM1 R/W Interrupt INT1 Mask (0=Disable, 1=Enable if IE=1); mod3.9

R R/W Flag: rN is Zero; see Cond nr; stt1.4
```

```
R/W Flag: Limit
                                  ;see Cond l
                                                 ;L=(LM or VL) ;stt0.0+1
            R/W Flag: Extension ; see Cond e
                                                                ;stt0.2
 7
            R/W Flag: Carry
                                  ;see Cond c
                                                                ;stt0.3
            R/W Flag: Overflow ;see Cond v
                                                                ;stt0.4
            R/W Flag: Normalized ;see Cond nn
                                                                ;stt0.5
 10
            R/W Flag: Minus
                                  ;see Cond gt,ge,lt,le
                                                                ;stt0.6
            R/W Flag: Zero ;see Cond eq,neq,gt,le
 11
                                                                ;stt0.7
 12-15 a0e R/W Accumulator O Extension Bits
                                                                ;a0.32-35
st1 - Old TL1 Status/Control Register st1
 0-7 PAGE R/W Data Memory Page (for MemImm8) (see "load page") ;mod1.0-7
               Reserved (read: always set)
 8-9 - -
 10-11 PS R/W Product Shifter for PO (see "load ps")(multiply?); mod0.10-11
                  (0=No Shift, 1=SHR1, 2=SHL1, 3=SHL2)
 12-15 ale R/W Accumulator 1 Extension Bits
                                                                :a1.32-35
st2 - Old TL1 Status/Control Register st2
       MDn R/W Enable cfgi.modi modulo for R0..R3 (0=0ff, 1=0n) ;mod2.0-3
 0-3
       MDn R/W Enable cfgj.modj modulo for R4..R5 (0=0ff, 1=0n) ;mod2.4-5
 4-5
       IM2 R/W Interrupt INT2 Mask (0=Disable, 1=Enable if IE=1); mod3.10
 7
            R/W Shift Mode (0=Arithmetic, 1=Logic)
                                                                ;mod0.7
       0U0 R/W OUSERO User Output Pin
                                                                ;mod0.8
       OU1 R/W OUSER1 User Output Pin
                                                                ;mod0.9
       IUO R IUSERO User Input Pin (zero) ;see Cond iu0,niu0 ;stt1.??
 10
       IU1 R IUSER1 User Input Pin (zero) ;see Cond iu1
 11
                                                                ;stt1.??
 12
                Reserved (read: always set)
                                                                ; -
       IP2 R Interrupt Pending INT2 (0=No, 1=IR0)
 13
                                                                ;stt2.2
       IPO R Interrupt Pending INTO (0=No, 1=IRQ)
 14
                                                                ;stt2.0
               Interrupt Pending INT1 (0=No, 1=IRQ)
       IP1 R
 15
                                                                :stt2.1
icr - Old TL1 Interrupt Context and Repeat Nesting
       NMIC R/W NMI Context switching enable (0=0ff, 1=0n)
                                                                :mod3.0
       ICO R/W INTO Context switching enable (0=0ff, 1=0n)
 1
                                                                :mod3.1
 2
       IC1 R/W INT1 Context switching enable (0=0ff, 1=0n)
                                                                :mod3.2
       IC2 R/W INT2 Context switching enable (0=0ff, 1=0n)
                                                                :mod3.3
       LP R InLoop (when inside one or more "bkrep" loops)
                                                                :stt2.15
       BCn R Block repeat nest. counter ;see "bkrep"
                                                                ;stt2.12-14
               Reserved (read: always set)
 8-15 - -
                                                                ; -
                         New registers (TeakLiteII)
stt0 - New TL2 Status/Control Register stt0 (CPU Flags)
       LM R/W Flag: Limit, set if saturation has/had occured
                                                                :st0.5
```

```
R/W Flag: LatchedV, set if overflow has/had occurred ;st0.5, too
             R/W Flag: Extension ; see Cond e
                                                                   ;st0.6
             R/W Flag: Carry ;see Cond c
                                                                   ;st0.7
            R/W Flag: Overflow ; see Cond v
 4
                                                                   ;st0.8
 5
            R/W Flag: Normalized ;see Cond nn
                                                                   ;st0.9
            R/W Flag: Minus ;see Cond gt,ge,lt,le
R/W Flag: Zero ;see Cond eq,neq,gt,le
                                                                   ;st0.10
 7
                                                                   ;st0.11
 8-10 -

    Unknown (reads as zero)

       C1
            R/W Flag: Carry1 (2nd carry, for dual-operation opcodes)
 11
 12-15 -
                Unknown (reads as zero)
stt1 - New TL2 Status/Control Register stt1 (whatever)
 0 - 3
                Unknown (reads as zero)
             R/W Flag: rN is Zero :see Cond nr
                                                                   :st0.4
 5-13 -
                Unknown (reads as zero) (IU1 and IU0 should be here!)
       POE R/W Upper bit of 33bit PO register ;\shifted-in on
                                                                        ;p0.32
 14
       P1E R/W Upper bit of 33bit P1 register ;/arith right shifts ;p1.32
 15
Note: bit14/bit15 are automatically sign-expanded when moving data to p0/p0h/p1.
stt2 - New TL2 Status/Control Register stt2 (Interrupt/ProgBank/Bkrep)
       IPO R Interrupt Pending INTO (0=No, 1=IRQ)
                                                                   ;st2.14
 1
       IP1 R Interrupt Pending INT1 (0=No, 1=IRQ)
                                                                   ;st2.15
       IP2 R Interrupt Pending INT2 (0=No, 1=IR0)
                                                                   ;st2.13
       IPV R Interrupt Pending VINT
 3
                                                                   ; -
 4-5
                Unknown (reads as zero)
 6-7 PCMhi R/W Program Memory Bank (for ProgMemRn/ProgMemAxl) ("load movpd")
                Unknown (reads as zero)
 8-11 - -
                Block repeat nest. counter ;see "bkrep"
 12-14 BCn R
                                                                   :icr.5-7
 15
                InLoop (when inside one or more "bkrep" loops)
                                                                   :icr.4
mod0 - New TL2 Status/Control Register mod0 (Misc)
       SAT R/W Saturation Mode (0=0ff, 1=Saturate "Ax to data"?) ;st0.0
       SATA R/W Saturation Mode on store (0=0ff, 1="(Ax op data) to Ax"?)
 1
             R Unknown (reads as one)
                Unknown (reads as zero)
                Unknown (reads as zero)
       HWM R/W Halfword Multiply ... Modify y0 (and y1?)
                 0=read y0/y1 directly (full 16bit words)
                 1=Takes y0>>8 and y1>>8 (logic shift)
                  2=Takes v0&0xFF and v1&0xFF
                  3=Takes v0>>8 and v1&&0xFF
            R/W Shift Mode (0=Arithmetic, 1=Logic)
                                                                   ;st2.7
       0U0 R/W OUSERO User Output Pin
                                                                   ;st2.8
```

```
OU1 R/W OUSER1 User Output Pin
                                                                     ;st2.9
 10-11 PSO R/W Product Shifter for PO (see "load ps")(multiply?) ;st1.10-11
                 Unknown (reads as zero)
 13-14 PS1 R/W Product Shifter for P1 (see "load ps")(multiply?)
                 Unknown (reads as zero)
mod1 - New TL2 Status/Control Register mod1 (Data Page)
        PAGE R/W Data Memory Page (for MemImm8) (see "load page") ;st1.0-7
                 Unknown (reads as zero)
 8-11 -
      STP16 R/W banke opcode (0=exchange cfqi/cfqj, 1=cfqi/cfqj+stepi0/stepj0)
                  1=use stepi0/j0 instead of stepi/j for stepping Rn registers
 13
       CMD
             R/W Change Modulo mode (0=New TL2 style, 1=TL1 style)
             R/W Unknown (1=Set R3=0 after any "modr R3" or "access[R3]"?)
 14
      EPI
             R/W Unknown (1=Set R7=0 after any "modr R7" or "access[R7]"?)
 15
      EPJ
mod2 - New TL2 Status/Control Register mod2 (Modulo Enable)
       MDn R/W Enable cfgi.modi modulo for R0..R3 (0=0ff, 1=0n) ;st2.0-3
 4-5
       MDn R/W Enable cfgj.modj modulo for R4..R5 (0=0ff, 1=0n) ;st2.4-5
       MDn R/W Enable cfgi.modi modulo for R6..R7 (0=0ff, 1=0n) ;TL2 only
 8-11 BRn R/W Step +s for R0..R3 (0=cfgi.stepi, 1=stepi0)
 12-15 BRn R/W Step +s for R4..R7 (0=cfgj.stepi, 1=stepj0)
XXX... bit8-9 seem to mess up my code (that uses r0/r1, but only with +0 step).
"When BRn=1, memory access through Rn will use the bit-reversed value of Rn as the address. Note that this also implies that stepi0/j0 will be used, regardless
of what STP16 says."
mod3 - New TL2 Status/Control Register mod3 (Interrupt Control)
        NMIC R/W NMI Context switching enable (0=0ff, 1=0n)
                                                                     ;icr.0
       ICO R/W INTO Context switching enable (0=0ff, 1=0n)
 1
                                                                     ;icr.1
 2
                                                                     :icr.2
```

```
IC1 R/W INT1 Context switching enable (0=0ff, 1=0n)
     IC2 R/W INT2 Context switching enable (0=0ff, 1=0n)
                                                                ;icr.3
     0U2 R/W Unknown (R/W)
5
     0U3 R/W Unknown (R/W)
     OU4 ? ---DANGER BIT--- (1=hangs/crashes when set)
          R/W Interrupt Enable (0=Disable, 1=Enable) ;dint/eint ;st0.1
7
     IMO R/W Interrupt INTO Mask (0=Disable, 1=Enable if IE=1);st0.2
     IM1 R/W Interrupt INT1 Mask (0=Disable, 1=Enable if IE=1);st0.3
     IM2 R/W Interrupt INT2 Mask (0=Disable, 1=Enable if IE=1); st2.6
10
     IMV R/W Interrupt VINT Mask (0=Disable, 1=Enable if IE=1?)
11
12
              Unknown (reads as zero)
    CCNTA R/W Unknown (R/W)
13
     CPC R/W Stack word order for PC on call/ret (0=Normal, 1=Reversed)
14
15
     CREP R/W Unknown (R/W)
```

DSi Teak CPU Address Config/Step/Modulo

```
Address Config
ar0/ar1
  0-2 R/W PM1/PM3 Post Modify Step (0..7 = +0,+1,-1,+s,+2,-2,+2,-2)
  3-4 R/W CS1/CS3 Offset
                                          (0..3 = +0.+1.-1.-1)
  5-7 R/W PM0/PM2 Post Modify Step (0..7 = +0,+1,-1,+s,+2,-2,+2,-2)
  8-9 R/W CSO/CS2 Offset
 8-9 R/W CS0/CS2 Offset (0..3 = +0, +1, -1)
10-12 R/W RN1/RN3 Register (0..7 = R0..R7)
13-15 R/W RN0/RN2 Register (0..7 = R0..R7)
                                           (0..3 = +0.+1.-1.-1)
arp0/arp1/arp2/arp3
                     Post Modify Step I (0..7 = +0, +1, -1, +s, +2, -2, +2, -2)
  0-2 R/W PIn
                     Offset I (0..3 = +0, +1, -1, -1)
  3-4 R/W CIn
                     Post Modify Step J (0..7 = +0, +1, -1, +s, +2, -2, +2, -2)
  5-7 R/W PJn
                     Offset J (0..3 = +0,+1,-1,-1)

Register I (0..3 = R0..R3)

Unused (always zero)

Register J (0..3 = R4..R7)
  8-9 R/W CJn
  10-11 R/W RIn
  13-14 R/W RJn
                     Unused
                                          (always zero)
                       _____Step/Modulo
cfgi - Step and Mod I (for R0..R3)
cfgj - Step and Mod J (for R4..R7)
  0-6 stepi/stepj (7bit) (see "load stepi/stepj") ;step "Rn+s" ?
                     (9bit) (see "load modi/modi")
  7-15 modi/modi
The modulos can be enabled in Control/Status registers. Some opcodes do also allow to disable modulos via "dmod" suffix.
On TL2, the above 7bit stepi/stepi can be optionally replaced by new 16bit stepi0/stepi0 registers (via flags in mod2 register).
stepi0;TL2 16bit
stepi0;TL2 16bit
  0-16 stepi0/stepi0
more steps, probably for "modr" with "+s0" (stepII2D2S0)
and for STP16 and BRn?
```

DSi TeakLite II Instruction Set Encoding

The opcodes are 16bits wide (some followed by an additional 16bit parameter word, namely those with "@16" operands). The encoding is very messy (fixed opcode bits randomly mixed/interleaved with variable parameter bits, and with new TL2 opcodes squeezed in formerly unused locations), making it pretty much impossible to decode that unpleasant stuff by software/logic.

The only reasonable decoding way is using a huge table with 65536 entries (which could be generated temporarily from the information in below table, using the Base number plus all variable bit combinations, for example, "6100h TL mov MemImm8@0, Ab@11" has variable bits in bit0-7 and bit11-12, so the opcode would be mapped at 6100h-61FFh, 6900h-69FFh, 7100h-71FFh, 7900h-79FFh).

TeakLite I (TL) and TeakLite II (TL2) Opcodes

```
Base Ver Opcode (with parameter bits located at @bitnumber and up)
D4FBh TL add MemImm16@16, Ax@8
A600h TL add MemImm8@0, Ax@8
86C0h TL add Imm16@16, Ax@8
              Imm8u@0, Ax@8
C600h TL add
D4DBh TL add
              MemR7Imm16@16, Ax@8
              MemR7Imm7s@0, Ax@8
4600h TL add
              MemRn@0, Ax@8 || Rn@0stepZIDS@3
8680h TL add
86A0h TL add
              RegisterP0@0, Ax@8
              Ab@10, Bx@0
D2DAh TL2 add
              Bx@1, Ax@0
5DF0h TL2 add
9070h TL2 add MemR01@8, sv, Abh@2 || sub MemR01@8offsZI@0, sv, Abl@2
           || mov Abl@2, MemR45@8 || R01@8stepII2@0, R45@8stepII2@1
5DB0h TL2 add MemR04@1, sv, Abh@2 || sub MemR04@1offsZI@0, sv, Abl@2
           || R04@1stepII2@0
6F80h TL2 add MemR45@2, MemR01@2, Abh@3
           || add MemR45@2offsZI@1, MemR01@2offsZI@0, Abl@3
           | R01@2stepII2@0. R45@2stepII2@1
6FA0h TL2 add MemR45@2, MemR01@2, Abh@3
           || sub MemR45@2offsZI@1, MemR01@2offsZI@0, Abl@3
           | R01@2stepII2@0, R45@2stepII2@1
5E30h TL2 add MemR45@8, sv, Abh@2 || sub MemR45@8offsZI@1, sv, Abl@2
           || mov Abl@2, MemR01@8 || R01@8stepII2@0, R45@8stepII2@1
5DC0h TL2 add p0, p1, Ab@2
D782h TL2 add
              p1, Ax@0
5DF8h TL2 add
              Px@1, Bx@0
D38Bh TL2 add r6, Ax@4
4590h TL2 add3 p0, p1, Ab@2
4592h TL2 add3a p0, p1, Ab@2
4593h TL2 add3aa p0, p1, Ab@2
```

```
5DC1h TL2 adda p0, p1, Ab@2
B200h TL addh MemImm8@0, Ax@8
9280h TL addh MemRn@0, Ax@8 || Rn@0stepZIDS@3
92A0h TL addh Register@0, Ax@8
9464h TL2 addh r6, Ax@0
90E0h TL2 addhp MemR0425@2, Px@4, Ax@8 || R0425@2stepII2D2S@0 ;p=ProgMem? Px?
B400h TL addl MemImm8@0, Ax@8
9480h TL addl MemRn@0, Ax@8 || Rn@0stepZIDS@3
94A0h TL addl Register@0, Ax@8
9466h TL2 addl r6, Ax@0
906Ch TL2 addsub p0, p1, Ab@0
49C2h TL2 addsub pl. p0. Ab@4
916Ch TL2 addsuba p0, p1, Ab@0
49C3h TL2 addsuba p1, p0, Ab@4
E700h TL addv Imm16@16, MemImm8@0
86E0h TL addv Imm16@16, MemRn@0 || Rn@0stepZIDS@3
87E0h TL addv Imm16@16, Register@0
47BBh TL2 addv Imm16@16, r6
D4F9h TL and MemImm16@16, Ax@8
A200h TL and MemImm8@0, Ax@8
82C0h TL and Imm16@16, Ax@8
C200h TL and Imm8u@0, Ax@8
D4D9h TL and
              MemR7Imm16@16, Ax@8
              MemR7Imm7s@0, Ax@8
4200h TL and
8280h TL and
              MemRn@0, Ax@8 || Rn@0stepZIDS@3
              RegisterP0@0, Ax@8
82A0h TL and
6770h TL2 and
              Ab@2, Ab@0, Ax@12
                                               ;TL2 only
D389h TL2 and r6, Ax@4
4B80h TL banke BankFlags6@0 ;{r0}{,r1}{,r4}{,cfgi}{,r7}{,cfgj}
8CDFh TL2 bankr
                      :without operand ?
8CDCh TL2 bankr Ar@0
8CD0h TL2 bankr Ar@2, Arp@0
8CD8h TL2 bankr Arp@0
5EB8h TL2 bitrev Rn@0
D7E8h TL2 bitrev Rn@0. dbrv
D7E0h TL2 bitrev Rn@0, ebrv
5C00h TL bkrep NoReverse, Imm8u@0, Address16@16
5D00h TL bkrep NoReverse, Register@0, Address18@16and5
8FDCh TL2 bkrep NoReverse, r6, Address18@16and0
DA9Ch TL2 bkreprst MemR0425@0
5F48h TL2 bkreprst MemSp, Unused2@0
DADCh TL2 bkrepsto MemR0425@0, Unused1@10
9468h TL2 bkrepsto MemSp, Unused3@0
4180h TL br Address18@16and4, Cond@0
D3C0h TL break
                             ;break
```

```
5000h TL brr RelAddr7@4, Cond@0
41C0h TL call Address18@16and4, Cond@0
D480h TL calla Axl@8
D381h TL2 calla Ax@4
1000h TL callr RelAddr7@4, Cond@0
9068h TL2 cbs Axh@0, Axh@not0, r0, ge
9168h TL2 cbs Axh@0, Axh@not0, r0, gt
D49Eh TL2 cbs Axh@8, Bxh@5, r0, ge
D49Fh TL2 cbs Axh@8, Bxh@5, r0, gt
D5C0h TL2 cbs MemR01@2, MemR45@2, qe || R01@2stepII2@0, R45@2stepII2@1
D5C8h TL2 cbs MemR01@2, MemR45@2, gt || R01@2stepII2@0, R45@2stepII2@1
E500h TL chnq Imm16@16, MemImm8@0
84E0h TL chng Imm16@16, MemRn@0 || Rn@0stepZIDS@3
85E0h TL chng Imm16@16, Register@0
47BAh TL2 chng Imm16@16, r6
0038h TL2 chng Imm16@16, SttMod@0
6760h TL clr Implied ConstZero, Ax@12, Cond@0 ;aX=0
6F60h TL clr Implied ConstZero, Bx@12, Cond@0 ;bX=0
8ED0h TL2 clr Implied ConstZero, Ab@2, Ab@0
5DFEh TL2 clrp p0
5DFFh TL2 clrp p0, p1
5DFDh TL2 clrp p1
67C0h TL clrr Implied Const8000h, Ax@12, Cond@0 ;aX=8000h
6F70h TL2 clrr Implied Const8000h, Bx@12, Cond@0 ;bX=8000h
8DD0h TL2 clrr Implied Const8000h, Ab@2, Ab@0
D4FEh TL cmp MemImm16@16, Ax@8
ACOOH TL cmp MemImm8@0, Ax@8
              Imm16@16, Ax@8
8CC0h TL cmp
              Imm8u@0, Ax@8
CC00h TL cmp
              MemR7Imm16@16, Ax@8
D4DEh TL cmp
              MemR7Imm7s@0, Ax@8
4C00h TL cmp
              MemRn@0, Ax@8 || Rn@0stepZIDS@3
8C80h TL cmp
              RegisterP0@0. Ax@8
8CAOh TL cmp
              Ax@1, Bx@0
4D8Ch TL2 cmp
D483h TL2 cmp
              b0. b1
D583h TL2 cmp
              b1, b0
DA9Ah TL2 cmp
              Bx@10, Ax@0
              pl. Ax@4
8B63h TL2 cmp
D38Eh TL2 cmp r6, Ax@4
BE00h TL cmpu MemImm8@0, Ax@8
9E80h TL cmpu MemRn@0, Ax@8 || Rn@0stepZIDS@3
9EA0h TL cmpu Register@0, Ax@8
8A63h TL2 cmpu r6, Ax@3
ED00h TL cmpv Imm16@16, MemImm8@0
8CE0h TL cmpv Imm16@16, MemRn@0 || Rn@0stepZIDS@3
```

```
8DE0h TL cmpv Imm16@16, Register@0
47BEh TL2 cmpv Imm16@16, r6
D390h TL cntx r ; restore shadows
D380h TL cntx s ;store shadows
67F0h TL copy Implied Ax@not12,
                                 Ax@12, Cond@0; aX=aY
67E0h TL dec Implied Const1,
                                  Ax@12, Cond@0; aX=aX-1
43C0h TL dint
                      ;IE=0, interrupt disable
0E00h TL divs MemImm8@0, Ax@8
                     ;IE=1, interrupt enable
4380h TL eint
9460h TL exp Bx@0, Implied sv
              Bx@0, Implied sv. Ax@8
9060h TL exp
9C40h TL exp MemRn@0, Implied sv || Rn@0stepZIDS@3
              MemRn@0, Implied sv, Ax@8 || Rn@0stepZIDS@3
9840h TL exp
9040h TL exp RegisterP0@0, Implied sv, Ax@8
9440h TL exp RegisterP0@0, Implied sv
D7C1h TL2 exp r6, Implied sv
D382h TL2 exp r6, Implied sv, Ax@4
67D0h TL inc Implied Const1,
                                  Ax@12, Cond@0; aX=aX+1
49C0h TL lim a0
                      ;aka a0,a0
49D0h TL lim a0, a1
                      ;aka al,al
49F0h TL lim al
49E0h TL lim a1, a0
                                ;cfgi.LSB=imm7
;cfgj.LSB=imm7
;st1.LSBs=imm8 ;aka "lpg"
;cfgi.MSB=imm9
4D80h TL load Imm2u@0, ps
DB80h TL load Imm7s@0, stepi
DF80h TL load Imm7s@0, stepj
0400h TL load Imm8u@0, page
0200h TL load Imm9u@0, modi
0A00h TL load Imm9u@0, modj
D7D8h TL2 load Imm2u@1, movpd, Unused1@0 ;stt2.bit6.7 (page for ProgMem)
0010h TL2 load Imm4u@0, ps01
                                         :mod0.bit10-11.13-14 and st1.10-11 ?
D400h TL maa MemR45@2, MemR0123@0, Ax@11
           || R0123@0stepZIDS@3, R45@2stepZIDS@5
8400h TL maa MemRn@0, Imm16@16, Ax@11 || Rn@0stepZIDS@3
8420h TL maa y0, MemRn@0, Ax@11 || Rn@0stepZIDS@3
8440h TL maa y0, Register@0, Ax@11
E400h TL maa y0, MemImm8@0, Ax@11
5EA8h TL2 maa y0, r6, Ax@0
D700h TL maasu MemR45@2, MemR0123@0, Ax@11
           | R0123@0stepZIDS@3, R45@2stepZIDS@5
8700h TL maasu MemRn@0, Imm16@16, Ax@11 || Rn@0stepZIDS@3
8720h TL maasu y0, MemRn@0, Ax@11 || Rn@0stepZIDS@3
8740h TL maasu y0, Register@0, Ax@11
5EAEh TL2 maasu y0, r6, Ax@0
D200h TL mac MemR45@2, MemR0123@0, Ax@11
           | R0123@0stepZIDS@3, R45@2stepZIDS@5
```

```
8200h TL mac MemRn@0, Imm16@16, Ax@11 || Rn@0stepZIDS@3
8220h TL mac y0, MemRn@0, Ax@11 || Rn@0stepZIDS@3
8240h TL mac y0, Register@0, Ax@11
E200h TL mac y0, MemImm8@0, Ax@11
5EA4h TL2 mac y0, r6, Ax@0
4D84h TL2 mac v0, x1, Ax@1, Unused1@0
5E28h TL2 mac1 MemR45@2, MemR01@2, Ax@8 || R01@2stepII2@0, R45@2stepII2@1
D600h TL macsu MemR45@2, MemR0123@0, Ax@11
           | R0123@0stepZIDS@3. R45@2stepZIDS@5
8600h TL macsu MemRn@0, Imm16@16, Ax@11 || Rn@0stepZIDS@3
E600h TL macsu y0, MemImm8@0, Ax@11
8620h TL macsu y0, MemRn@0, Ax@11 || Rn@0stepZIDS@3
8640h TL macsu y0, Register@0, Ax@11
5EACh TL2 macsu y0, r6, Ax@0
D300h TL macus MemR45@2, MemR0123@0, Ax@11
           || R0123@0stepZIDS@3, R45@2stepZIDS@5
8300h TL macus MemRn@0, Imm16@16, Ax@11 || Rn@0stepZIDS@3
8320h TL macus y0, MemRn@0, Ax@11 || Rn@0stepZIDS@3
8340h TL macus y0, Register@0, Ax@11
5EA6h TL2 macus y0, r6, Ax@0
D500h TL macuu MemR45@2, MemR0123@0, Ax@11
          | R0123@0stepZIDS@3, R45@2stepZIDS@5
8500h TL macuu MemRn@0, Imm16@16, Ax@11 || Rn@0stepZIDS@3
8520h TL macuu y0, MemRn@0, Ax@11 || Rn@0stepZIDS@3
8540h TL macuu y0, Register@0, Ax@11
5EAAh TL2 macuu y0, r6, Ax@0
8460h TL max NoReverse, Ax@8, Implied Ax@not8, Bogus MemR0, ge,
          Implied mixp, Implied r0 || R0stepZIDS@3
                                                    ;when aY >= aX
8660h TL max NoReverse, Ax@8, Implied Ax@not8, Bogus MemR0, qt,
          Implied mixp, Implied r0 || R0stepZIDS@3
                                                     :when aY > aX
5E21h TL2 max a0h, a1h || max a0l, a1l || vtrshr
5F21h TL2 max a1h, a0h || max a1l, a0l || vtrshr
D784h TL2 max Axh@1, Bxh@0 || max Axl@1, Bxl@0 || vtrshr
4A40h TL2 max Axh@3, Bxh@4 || max Axl@3, Bxl@4 || mov Axl@not3, MemR04@1
           || vtrshr || R04@1stepII2@0
4A44h TL2 max Axh@3, Bxh@4 || max Axl@3, Bxl@4 || mov Axh@not3, MemR04@1
           || vtrshr || R04@1stepII2@0
45A0h TL2 max Axh@4, Bxh@3 || max Axl@4, Bxl@3 || mov Axh@not4, MemR45@2
           || mov Axl@not4, MemR01@2 || vtrshr
           | R01@2stepII2@0, R45@2stepII2@1
D590h TL2 max Axh@6, Bxh@5 || max Axl@6, Bxl@5 || mov Axh@not6, MemR01@2
           || mov Axl@not6, MemR45@2 || vtrshr
           | R01@2stepII2@0, R45@2stepII2@1
4A60h TL2 max Bxh@4, Axh@3 || max Bxl@4, Axl@3 || mov Bxl@not4, MemR04@1
           || vtrshr || R04@1stepII2@0
```

```
4A64h TL2 max Bxh@4, Axh@3 || max Bxl@4, Axl@3 || mov Bxh@not4, MemR04@1
           || vtrshr || R04@1stepII2@0
8060h TL maxd NoReverse, Ax@8, MemRO, ge, Implied mixp, Implied r0
           | | R0stepZIDS@3 ; when (r0) >= aX
8260h TL maxd NoReverse, Ax@8, MemR0, gt, Implied mixp, Implied r0
           | | R0stepZIDS@3 ; when (r0) > aX
8860h TL min NoReverse, Ax@8, Implied Ax@not8, Bogus MemR0, le,
           Implied mixp, Implied r0 || R0stepZIDS@3 ;when aY \leq aX
8A60h TL min NoReverse, Ax@8, Implied Ax@not8, Bogus MemR0, lt.
          Implied mixp, Implied r0 || R0stepZIDS@3 ;when aY < aX</pre>
43C2h TL2 min Axh@0, Axh@not0 || min Axl@0, Axl@not0 || vtrshr
D2B8h TL2 min Axh@11, Bxh@10 || min Axl@11, Bxl@10
           || mov Axh@not11, MemR01@2 || mov Axl@not11, MemR45@2
           || vtrshr || R01@2stepII2@0, R45@2stepII2@1
4A00h TL2 min Axh@3, Bxh@4 || min Axl@3, Bxl@4 || mov Axl@not3, MemR04@1
           || vtrshr || R04@1stepII2@0
4A04h TL2 min Axh@3, Bxh@4 || min Axl@3, Bxl@4 || mov Axh@not3, MemR04@1
           || vtrshr || R04@1stepII2@0
45E0h TL2 min Axh@4, Bxh@3 || min Axl@4, Bxl@3 || mov Axh@not4, MemR45@2
           || mov Axl@not4, MemR01@2 || vtrshr
           | R01@2stepII2@0, R45@2stepII2@1
D4BAh TL2 min Axh@8, Bxh@0 || min Axl@8, Bxl@0 || vtrshr
4A20h TL2 min Bxh@4, Axh@3 | min Bxl@4, Axl@3 | mov Bxl@not4, MemR04@1
           || vtrshr || R04@1stepII2@0
4A24h TL2 min Bxh@4, Axh@3 || min Bxl@4, Axl@3 || mov Bxh@not4, MemR04@1
           || vtrshr || R04@1stepII2@0
47A0h TL2 mind NoReverse, Ax@3, MemRO, le, Implied mixp, Implied r0
           || R0stepZIDS@0
47A4h TL2 mind NoReverse, Ax@3, MemR0, lt, Implied mixp, Implied r0
           || R0stepZIDS@0
0080h TL modr MemRn@0stepZIDS@3
00A0h TL modr MemRn@0stepZIDS@3, dmod ;Disable modulo
D294h TL2 modr MemR0123@10stepII2D2S0@0 || modr MemR4567@10stepII2D2S0@5
0D80h TL2 modr MemR0123@5stepII2D2S0@1 || modr MemR4567@5stepII2D2S0@3, dmod
0D81h TL2 modr MemR0123@5stepII2D2S0@1, dmod
           || modr MemR4567@5stepII2D2S0@3, dmod
8464h TL2 modr MemR0123@8stepII2D2S0@0, dmod || modr MemR4567@8stepII2D2S0@3
5DA0h TL2 modr MemRn@0stepD2
5DA8h TL2 modr MemRn@OstepD2, dmod
4990h TL2 modr MemRn@OstepI2
4998h TL2 modr MemRn@OstepI2, dmod
D290h TL mov Ab@10, Ab@5
D298h TL mov Abl@10, dvm
D2D8h TL mov Abl@10, x0
3000h TL mov Ablh@9, MemImm8@0
```

```
D4BCh TL mov
              Axl@8, MemImm16@16
D49Ch TL mov
              Axl@8, MemR7Imm16@16
DC80h TL mov
              Axl@8, MemR7Imm7s@0
D4B8h TL mov
              MemImm16@16, Ax@8
              MemImm8@0, Ab@11
6100h TL mov
6200h TL mov
              MemImm8@0, Ablh@10
6500h TL mov
              MemImm8@0, Axh@12, eu
                                      ;aka Axheu
6000h TL mov
              MemImm8@0, R0123457y0@10
6D00h TL mov
              MemImm8@0, sv
D491h TL mov
              dvm, Ab@5
D492h TL mov
              icr, Ab@5
              Imm16@16. Bx@8
5E20h TL mov
              Imm16@16, Register@0
5E00h TL mov
4F80h TL mov
              Imm5u@0, icr
                               ;uh, but icr is 8bit wide (only 4bit are R/W)?
              Imm8s@0, Axh@12
2500h TL mov
                                      ;signed!
2900h TL mov
              Imm8s@0, ext0
2D00h TL mov
              Imm8s@0, ext1
              Imm8s@0, ext2
3900h TL mov
3D00h TL mov
              Imm8s@0, ext3
              Imm8s@0, R0123457y0@10 ;signed!
2300h TL mov
0500h TL mov
              Imm8s@0, sv
              Imm8u@0, Axl@12
                                      ;unsigned!
2100h TL mov
D498h TL mov
              MemR7Imm16@16, Ax@8
D880h TL mov
              MemR7Imm7s@0, Ax@8
              MemRn@0, Bx@8 || Rn@0stepZIDS@3
98C0h TL mov
              MemRn@0, Register@5 || Rn@0stepZIDS@3
1C00h TL mov
47E0h TL mov
              MemSp, Register@0
              mixp, Register@0
47C0h TL mov
              R0123457y0@9, MemImm8@0
2000h TL mov
4FC0h TL mov
              Register@0, icr
              Register@0, mixp
5E80h TL mov
              Register@5, MemRn@0 || Rn@0stepZIDS@3
1800h TL mov
              RegisterP0@0, Bx@5
5EC0h TL mov
5800h TL mov
              RegisterP0@0, Register@5
              repc, Ab@5
D490h TL mov
              sv, MemImm8@0
7D00h TL mov
D493h TL mov
              x0, Ab@5
D49Bh TL2 mov
              a0h, stepi0
D59Bh TL2 mov
              a0h, stepi0
4390h TL2 mov
              a0h, MemR0425@2 || mov v0, MemR0425@2offsZIDZ@0
           || R0425@2stepII2D2S@0
43D0h TL2 mov a1h, MemR0425@2 || mov v0, MemR0425@2offsZIDZ@0
           || R0425@2stepII2D2S@0
8FD4h TL2 mov Ab@0, p0
43A0h TL2 mov
              Abh@3, MemR01@2 || mov Abl@3, MemR45@2
```

```
|| R01@2stepII2@0, R45@2stepII2@1
43E0h TL2 mov Abh@3, MemR45@2 || mov Abl@3, MemR01@2
           || R01@2stepII2@0, R45@2stepII2@1
9D40h TL2 mov Abh@4, MemR04@1 || mov Abh@2, MemR04@1offsZI@0
           || R04@1stepII2@0
9164h TL2 mov Abl@0, prpage
9064h TL2 mov
              Abl@0, repc
D394h TL2 mov
              Abl@0, x1
D384h TL2 mov
              Abl@0, v1
9540h TL2 mov
              Abl@3, ArArp@0
9C60h TL2 mov
              Abl@3. SttMod@0
9560h TL2 mov
              ArArp@0, Abl@3
D488h TL2 mov
              ArArp@0, MemR04@8 || R04@8stepII2@5
5F50h TL2 mov
              ArArpSttMod@0. MemR7Imm16@16
886Bh TL2 mov
              Ax@8, pc
8C60h TL2 mov Axh@4, MemR4567@8 || mov MemR0123@8, Axh@4
           || R0123@8stepII2D2S@0, R4567@8stepII2D2S@2
4800h TL2 mov Axh@6, MemR0123@4 || movr MemR4567@4, Axh@6
           | R0123@4stepII2D2S@0, R4567@4stepII2D2S@2
4900h TL2 mov Axh@6, MemR0123@4 || mov MemR4567@4, Axh@6
           | R0123@4stepII2D2S@0, R4567@4stepII2D2S@2
7F80h TL2 mov Axh@6, MemR4567@4 || movr MemR0123@4, Axh@6
           || R0123@4stepII2D2S@0, R4567@4stepII2D2S@2
8863h TL2 mov Bx@8, pc
0008h TL2 mov
              Imm16@16, ArArp@0
0023h TL2 mov
              Imm16@16, r6
0001h TL2 mov
              Imm16@16, repc
8971h TL2 mov
              Imm16@16, stepi0
              Imm16@16, stepi0
8979h TL2 mov
0030h TL2 mov
              Imm16@16. SttMod@0
5DD0h TL2 mov Imm4u@0, prpage
80C4h TL2 mov MemR01@9, Abh@10 || mov MemR45@9, Abl@10
           | R01@9stepII2@0. R45@9stepII2@8
D292h TL2 mov MemR0425@10 MemR0425@10offsZIDZ@5, Px@0
           || R0425@10stepII2D2S@5
D7D4h TL2 mov MemR04@1, repc || R04@1stepII2@0
5F4Ch TL2 mov MemR04@1, sv || sub3 MemR04@1, p0, p1, b0 || R04@1stepII2@0
              MemR04@1, sv || sub3rnd MemR04@1, p0, p1, b1 || R04@1stepII2@0
D4B4h TL2 mov
              MemR04@1, sv || sub3rnd MemR04@1, p0, p1, b0 || R04@1stepII2@0
DE9Ch TL2 mov
                                        MemR04@3, p1, p0, Bx@0
4B40h TL2 mov MemR04@3, sv || addsub
           || R04@3stepII2@2
4B42h TL2 mov MemR04@3, sv || addsubrnd MemR04@3, p1, p0, Bx@0
           || R04@3stepII2@2
8062h TL2 mov MemR04@4, ArArp@8 || R04@4stepII2@3
8063h TL2 mov MemR04@4, SttMod@8 | R04@4stepII2@3
```

```
MemR04@4, p1, p0, Bx@2
9960h TL2 mov MemR04@4, sv || addsub
           || R04@4stepD2S@3 ;<-- ordered p1, p0 here !
99E0h TL2 mov MemR04@4, sv || addsubrnd MemR04@4, p1, p0, Bx@2
           || R04@4stepD2S@3 ;<-- ordered p1, p0 here !
9860h TL2 mov MemR04@4, sv || sub3
                                        MemR04@4, p0, p1, Bx@2
           | R04@4stepD2S@3
98E0h TL2 mov MemR04@4, sv || sub3rnd MemR04@4, p0, p1, Bx@2
           | R04@4stepD2S@3
8873h TL2 mov MemR04@8, sv || sub3 MemR04@8, p0, p1, b1 || R04@8stepII2@3
D4C0h TL2 mov MemR45@5, Abh@2 || mov MemR01@5, Abl@2
           || R01@5stepII2@0, R45@5stepII2@1
4D90h TL2 mov MemR7Imm16@16, ArArpSttMod@0
              MemR7Imm16@16, repc, Unused2@0, Unused1@10
D2DCh TL2 mov
              MemRn@0, r6 || Rn@0stepZIDS@3 ;override 1800h (mov al, MemRn@0)
1B20h TL2 mov
D29Ch TL2 mov
              MemSp, r6, Unused2@0, Unused1@10
8A73h TL2 mov
               mixp, Bx@3
4381h TL2 mov
               mixp, r6
4382h TL2 mov
               p0h, Bx@0
D3C2h TL2 mov
               p0h, r6
4B60h TL2 mov
               p0h, Register@0
                               ;<-- here "p0h" as source
               p1, Ab@0
8FD8h TL2 mov
              Px@1, MemR0425@8 MemR0425@8offsZIDZ@2 || R0425@8stepII2D2S@2
88D0h TL2 mov
              Px@1, MemR0425@8 MemR0425@8offsZIDZ@2,s || R0425@8stepII2D2S@2
88D1h TL2 mov
D481h TL2 mov
               r6, Bx@8
               r6, MemRn@0 || Rn@0stepZIDS@3 ;override 1800h (mov a0, MemRn@0)
1B00h TL2 mov
43C1h TL2 mov
               r6, mixp
5F00h TL2 mov
               r6, Register@0
              Register@0, r6
5F60h TL2 mov
               repc, Abl@10
D2D9h TL2 mov
D7D0h TL2 mov
               repc, MemR04@1 || R04@1stepII2@0
D3C8h TL2 mov
              repc, MemR7Imm16@16, Unused3@0
D482h TL2 mov
               stepi0, a0h
D582h TL2 mov
              stepi0. a0h
              SttMod@0, Abl@10
D2F8h TL2 mov
49C1h TL2 mov
              x1, Ab@4
D299h TL2 mov y1, Ab@10
5EB0h TL2 mov prpage, Abl@0
49A0h TL2 mov SttMod@0, MemR04@4 || R04@4stepII2@3
4DC0h TL2 mova Ab@4, MemR0425@2 MemR0425@2offsZIDZ@0 || R0425@2stepII2D2S@0
4BC0h TL2 mova MemR0425@2 MemR0425@2offsZIDZ@0, Ab@4 || R0425@2stepII2D2S@0
5F80h TL movd MemR0123@0, ProgMemR45@2 || R0123@0stepZIDS@3, R45@2stepZIDS@5
0040h TL movp ProgMemAxl@5, Register@0
0D40h TL2 movp ProgMemAx@5, Register@0
0600h TL movp ProgMemRn@0, MemR0123@5 || R0123@5stepZIDS@7, Rn@0stepZIDS@3
D499h TL2 movpdw ProgMemAx@8 ProgMemAx@8offsI, pc
```

```
;op*10000h+8000h
8864h TL movr MemR0425@3, Abh@8 || R0425@3stepII2D2S@0
9CE0h TL movr MemRn@0, Ax@8 || Rn@0stepZIDS@3
9CCOh TL movr RegisterP0@0, Ax@8
5DF4h TL2 movr Bx@1, Ax@0
8961h TL2 movr r6, Ax@3
6300h TL movs Implied sv, MemImm8@0, Ab@11
0180h TL movs Implied sv, MemRn@0, Ab@5 || Rn@0stepZIDS@3
0100h TL movs Implied sv, RegisterP0@0, Ab@5
5F42h TL2 movs Implied sv. r6. Ax@0
4080h TL movsi Implied Imm5s@0, R0123457y0@9, Ab@5, Bogus Imm5s@0
D000h TL mpy MemR45@2, MemR0123@0 || R0123@0stepZIDS@3, R45@2stepZIDS@5
                                   || Rn@0stepZIDS@3
8000h TL mpv MemRn@0. Imm16@16
8020h TL mpy y0, MemRn@0
                                    || Rn@0stepZIDS@3
8040h TL mpy y0, Register@0
E000h TL mpy y0, MemImm8@0
5EA0h TL2 mpy y0, r6
CB00h TL2 mpy MemR45@5, MemR01@5 || mpysu MemR45@5offsZI@4, MemR01@5offsZI@3
           || sub3
                    p0, p1, Ab@6 || R01@5stepII2@3, R45@5stepII2@4
CB01h TL2 mpy MemR45@5, MemR01@5 || mpyus MemR45@5offsZI@4, MemR01@5offsZI@3
                    p0, p1, Ab@6
                                    R01@5stepII2@3, R45@5stepII2@4
           || sub3
CB02h TL2 mpy MemR45@5, MemR01@5
                                    mpysu MemR45@5offsZI@4, MemR01@5offsZI@3
           || sub3a p0, p1, Ab@6
                                    R01@5stepII2@3, R45@5stepII2@4
CB03h TL2 mpy MemR45@5, MemR01@5
                                    mpyus MemR45@5offsZI@4, MemR01@5offsZI@3
           || sub3a p0, p1, Ab@6
                                 | R01@5stepII2@3, R45@5stepII2@4
CB04h TL2 mpy MemR45@5, MemR01@5
                                 || mpysu MemR45@5offsZI@4, MemR01@5offsZI@3
                    p0, p1, Ab@6 || R01@5stepII2@3, R45@5stepII2@4
           || add3
CB05h TL2 mpy MemR45@5, MemR01@5 || mpyus MemR45@5offsZI@4, MemR01@5offsZI@3
                    p0, p1, Ab@6 || R01@5stepII2@3, R45@5stepII2@4
           || add3
CB06h TL2 mpy MemR45@5, MemR01@5 || mpysu MemR45@5offsZI@4, MemR01@5offsZI@3
           || add3a p0, p1, Ab@6 || R01@5stepII2@3, R45@5stepII2@4
CB07h TL2 mpy MemR45@5, MemR01@5 || mpyus MemR45@5offsZI@4, MemR01@5offsZI@3
           || add3a p0, p1, Ab@6 || R01@5stepII2@3, R45@5stepII2@4
D5E0h TL2 mpy MemR04@1, x1 || mpy y1, x0 || sub3 p0, p1, Ax@3
           || R04@1stepII2@0
D5E4h TL2 mpy MemR04@1, x1 \mid | mpy y1, x0 \mid | add3 p0, p1, Ax@3
           || R04@1stepII2@0
C800h TL2 mpy MemR4567@4, MemR0123@4
           || mpy MemR4567@4offsZIDZ@2, MemR0123@4offsZIDZ@0
           || add3 p0, p1, Ab@6 || R0123@4stepII2D2S@0, R4567@4stepII2D2S@2
C900h TL2 mpy MemR4567@4, MemR0123@4
           || mpy MemR4567@4offsZIDZ@2, MemR0123@4offsZIDZ@0
            | sub3 p0, p1, Ab@6 || R0123@4stepII2D2S@0, R4567@4stepII2D2S@2
80C2h TL2 mpy MemR45@0, MemR01@0 || mpy MemR45@0offsZI@9, MemR01@0offsZI@8
           || add3a p0, p1, Ab@10 || R01@0stepII2@8, R45@0stepII2@9
49C8h TL2 mpy MemR45@2, MemR01@2 || mpy MemR45@2offsZI@1, MemR01@2offsZI@0
```

```
|| sub3a p0, p1, Ab@4 || R01@2stepII2@0, R45@2stepII2@1
80C8h TL2 mpy MemR45@2, MemR01@2 || mpy MemR45@2offsZI@1, MemR01@2offsZI@0
         81C8h TL2 mpy MemR45@2, MemR01@2 || mpy MemR45@2offsZI@1, MemR01@2offsZI@0
         || addsuba p0, p1, Ab@10 || R01@2stepII2@0, R45@2stepII2@1
82C8h TL2 mpy MemR45@2, MemR01@2 || mpy MemR45@2offsZI@1, MemR01@2offsZI@0
                   p0, p1, Ab@10 || R01@2stepII2@0, R45@2stepII2@1
          ll add
83C8h TL2 mpy MemR45@2, MemR01@2 || mpy MemR45@2offsZI@1, MemR01@2offsZI@0
                   p0, p1, Ab@10 || R01@2stepII2@0, R45@2stepII2@1
          II adda
00C0h TL2 mpy MemR45@3, MemR01@3 || mpy MemR45@3offsZI@2, MemR01@3offsZI@1
          00C1h TL2 mpy MemR45@3, MemR01@3 || mpy MemR45@3offsZI@2, MemR01@3offsZI@1
          || suba p0, p1, Ab@4 || R01@3stepII2@1, R45@3stepII2@2
0D20h TL2 mpy MemR45@3, MemR01@3 || mpyus MemR45@3offsZI@2, MemR01@3offsZI@1
          || add3a p0, p1, Ax@0, dmodi || R01@3stepII2@1, R45@3stepII2@2
0D30h TL2 mpy MemR45@3, MemR01@3 || mpyus MemR45@3offsZI@2, MemR01@3offsZI@1
         || add3a p0, p1, Ax@0, dmodj || R01@3stepII2@1, R45@3stepII2@2
4B50h TL2 mpy MemR45@3, MemR01@3 || mpyus MemR45@3offsZI@2, MemR01@3offsZI@1
          D7A0h TL2 mpy MemR45@3, MemR01@3 || mpy MemR45@3offsZI@2, MemR01@3offsZI@1
                   sv, p0, p1, Ax@4 || R01@3stepII2@1, R45@3stepII2@2
          || add3
D7A1h TL2 mpy MemR45@3, MemR01@3 || mpy MemR45@3offsZI@2, MemR01@3offsZI@1
          || add3rnd sv, p0, p1, Ax@4 || R01@3stepII2@1, R45@3stepII2@2
9861h TL2 mpy MemR45@4, MemR01@4 || mpy MemR45@4offsZI@3, MemR01@4offsZI@2
          || add3 p0, p1, Ax@8, dmodj || R01@4stepII2@2, R45@4stepII2@3
9862h TL2 mpy MemR45@4, MemR01@4 || mpy MemR45@4offsZI@3, MemR01@4offsZI@2
          || add3 p0, p1, Ax@8, dmodi || R01@4stepII2@2, R45@4stepII2@3
9863h TL2 mpy MemR45@4, MemR01@4 || mpy MemR45@4offsZI@3, MemR01@4offsZI@2
          || add3 p0, p1, Ax@8, dmodij || R01@4stepII2@2, R45@4stepII2@3
98E1h TL2 mpy MemR45@4, MemR01@4 || mpy MemR45@4offsZI@3, MemR01@4offsZI@2
          98E2h TL2 mpy MemR45@4, MemR01@4 || mpy MemR45@4offsZI@3, MemR01@4offsZI@2
          || add3a p0, p1, Ax@8, dmodi || R01@4stepII2@2, R45@4stepII2@3
98E3h TL2 mpy MemR45@4, MemR01@4 || mpy MemR45@4offsZI@3, MemR01@4offsZI@2
          || add3a p0, p1, Ax@8, dmodij || R01@4stepII2@2, R45@4stepII2@3
4DA0h TL2 mpy y0, MemR04@3 || mpyus y1, MemR04@3offsZI@2
          || sub3 p0, p1, Ax@4 || R04@3stepII2@2
4DA1h TL2 mpy y0, MemR04@3 || mpyus y1, MemR04@3offsZI@2
          || sub3a p0, p1, Ax@4 || R04@3stepII2@2
4DA2h TL2 mpy v0, MemR04@3 || mpyus v1, MemR04@3offsZI@2
          4DA3h TL2 mpy y0, MemR04@3 || mpyus y1, MemR04@3offsZI@2
          || add3a p0, p1, Ax@4 || R04@3stepII2@2
94E0h TL2 mpy y0, MemR04@4 || mpy y1, MemR04@4offsZI@3
          || sub3 p0, p1, Ax@8 || R04@4stepII2@3
```

```
94E2h TL2 mpy y0, MemR04@4 || mpy y1, MemR04@4offsZI@3
           || sub3a p0, p1, Ax@8 || R04@4stepII2@3
94E4h TL2 mpy y0, MemR04@4 || mpy y1, MemR04@4offsZI@3
           || add3 p0, p1, Ax@8 || R04@4stepII2@3
94E6h TL2 mpy y0, MemR04@4 || mpy y1, MemR04@4offsZI@3
           || add3a p0, p1, Ax@8 || R04@4stepII2@3
94E1h TL2 mpy y0, MemR04@4 || mpysu y1, MemR04@4offsZI@3
          || sub3 p0, p1, Ax@8 || R04@4stepII2@3
94E3h TL2 mpy y0, MemR04@4 || mpysu y1, MemR04@4offsZI@3
          || sub3a p0, p1, Ax@8 || R04@4stepII2@3
94E5h TL2 mpy y0, MemR04@4 || mpysu y1, MemR04@4offsZI@3
           || add3 p0, p1, Ax@8 || R04@4stepII2@3
94E7h TL2 mpy y0, MemR04@4 || mpysu y1, MemR04@4offsZI@3
           || add3a p0, p1, Ax@8 || R04@4stepII2@3
                              MemR04@4, x0 || sub3 p0, p1, Ax@8
8862h TL2 mpy y0, x1 || mpy
           || R04@4stepII2@3
                              MemR04@4, x0 || add3 p0, p1, Ax@8
8A62h TL2 mpy y0, x1 || mpy
           || R04@4stepII2@3
4D88h TL2 mpy y0, x1 ||
                              v1, x0 \mid | sub p0, p1, Ax@1
5E24h TL2 mpy y0, x1
                              y1, x0 ||
                                        add p0, p1, Ab@0
                        mpy
                              y1, x0 || add3 p0, p1, Ab@8
8061h TL2 mpy y0, x1 ||
                        mpy
8071h TL2 mpy y0, x1 ||
                        mpy
                              y1, x0 || add3a p0, p1, Ab@8
8461h TL2 mpy y0, x1
                              y1, x0 || sub3 p0, p1, Ab@8
                        mpy
8471h TL2 mpy y0, x1 ||
                              v1, x0 || sub3a p0, p1, Ab@8
                        mpy
D484h TL2 mpy y0, x1
                        mpy
                              y1, x0 || add3aa p0, p1, Ab@0
D49Dh TL2 mpy y0, x1
                        mpy
                              y1, x0 || sub p0, p1, Bx@5
                             y1, x0 || addsub p0, p1, Ab@0
D4A0h TL2 mpy v0, x1 ||
                        mpy
4FA0h TL2 mpy y0, x1 || mpy y1, x0 || add3 p0, p1, Ab@3
          || mov Axh@6, MemR04@1 || mov Bxh@2, MemR04@1offsZI@0
           | R04@1stepII2@0
5818h TL2 mpy y0, x1 || mpy y1, x0 || addsub
                                                sv, p0, p1, Ax@0
           || mov Axh@0, MemR0425@7 || mov Axh@not0, MemR0425@7offsZI@6
           | R0425@7stepII2@6 :override 5800h+18h (mov a0. Register)
5838h TL2 mpy y0, x1 || mpy y1, x0 || addsubrnd sv, p0, p1, Ax@0
           || mov Axh@0, MemR0425@7 || mov Axh@not0, MemR0425@7offsZI@6
          | R0425@7stepII2@6 ;override 5800h+38h (mov al, Register)
80D0h TL2 mpy y0, x1 || mpy y1, x0 || addsub
                                              sv. p0, p1, Ax@10
           || mov Axh@9, MemR04@3 || mov Bxh@8, MemR04@3offsZI@2
           || R04@3stepII2@2
80D1h TL2 mpy y0, x1 || mpy y1, x0 || addsubrnd sv, p0, p1, Ax@10
           || mov Axh@9, MemR04@3 || mov Bxh@8, MemR04@3offsZI@2
            | R04@3stepII2@2
80D2h TL2 mpy y0, x1 || mpy y1, x0 || add3
                                            sv, p0, p1, Ax@10
           || mov Axh@9, MemR04@3 || mov Bxh@8, MemR04@3offsZI@2
           || R04@3stepII2@2
```

```
80D3h TL2 mpy y0, x1 || mpy y1, x0 || add3rnd sv, p0, p1, Ax@10
            | mov Axh@9, MemR04@3 || mov Bxh@8, MemR04@3offsZI@2
           || R04@3stepII2@2
D3A0h TL2 mpy y0, x1 || mpy y1, x0 || addsub p0, p1, Ab@3
           || mov Axh@6, MemR04@1 || mov Bxh@2, MemR04@1offsZI@0
             R04@1stepII2@0
4D89h TL2 mpy y0, x1 || mpyus y1, x0 || sub p0, p1, Ax@1
5F24h TL2 mpy y0, x1 || mpyus y1, x0 || add p0, p1, Ab@0
8069h TL2 mpy y0, x1 || mpyus y1, x0 || add3 p0, p1, Ab@8
8079h TL2 mpy y0, x1 || mpyus y1, x0 || add3a p0, p1, Ab@8
8469h TL2 mpy y0, x1 || mpyus y1, x0 || sub3 p0, p1, Ab@8
8479h TL2 mpy y0, x1 || mpyus y1, x0 || sub3a p0, p1, Ab@8
D584h TL2 mpy y0, x1 || mpyus y1, x0 || add3aa p0, p1, Ab@0
D59Dh TL2 mpy y0, x1 || mpyus y1, x0 || sub p0, p1, Bx@5
D5A0h TL2 mpy y0, x1 || mpyus y1, x0 || addsub p0, p1, Ab\oplus0
0800h TL mpyi NoReverse, Implied p0, y0, Imm8s@0 ;multiply ;aka "mpys"
D100h TL mpysu MemR45@2, MemR0123@0 || R0123@0stepZIDS@3, R45@2stepZIDS@5
8100h TL mpysu MemRn@0, Imm16@16
                                  || Rn@0stepZIDS@3
8120h TL mpysu y0, MemRn@0
                                     || Rn@0stepZIDS@3
8140h TL mpysu y0, Register@0
CA00h TL2 mpysu MemR45@5, MemR01@5
           || mpysu MemR45@5offsZI@4, MemR01@5offsZI@3
           || sub3a p0, p1, Ab@6 || R01@5stepII2@3, R45@5stepII2@4
CA01h TL2 mpysu MemR45@5, MemR01@5
            | mpyus MemR45@5offsZI@4, MemR01@5offsZI@3
           || sub3a p0, p1, Ab@6 || R01@5stepII2@3, R45@5stepII2@4
CA02h TL2 mpysu MemR45@5, MemR01@5
           || mpysu MemR45@5offsZI@4, MemR01@5offsZI@3
           || sub3aa p0, p1, Ab@6 || R01@5stepII2@3, R45@5stepII2@4
CA03h TL2 mpvsu MemR45@5, MemR01@5
           || mpyus MemR45@5offsZI@4, MemR01@5offsZI@3
           || sub3aa p0, p1, Ab@6 || R01@5stepII2@3, R45@5stepII2@4
CA04h TL2 mpvsu MemR45@5, MemR01@5
           || mpysu MemR45@5offsZI@4, MemR01@5offsZI@3
           || add3a p0, p1, Ab@6 || R01@5stepII2@3, R45@5stepII2@4
CA05h TL2 mpysu MemR45@5, MemR01@5
           || mpyus MemR45@5offsZI@4, MemR01@5offsZI@3
           || add3a p0, p1, Ab@6 || R01@5stepII2@3, R45@5stepII2@4
CA06h TL2 mpysu MemR45@5, MemR01@5
            | mpysu MemR45@5offsZI@4, MemR01@5offsZI@3
           || add3aa p0, p1, Ab@6 || R01@5stepII2@3, R45@5stepII2@4
CA07h TL2 mpysu MemR45@5, MemR01@5
           || mpyus MemR45@5offsZI@4, MemR01@5offsZI@3
           || add3aa p0, p1, Ab@6 || R01@5stepII2@3, R45@5stepII2@4
5EA2h TL2 mpysu y0, r6
```

```
D080h TL msu MemR45@2, MemR0123@0, Ax@8 || R0123@0stepZIDS@3, R45@2stepZIDS@5
90C0h TL msu
              MemRn@0, Imm16@16, Ax@8 | Rn@0stepZIDS@3; multiply, subtract
9080h TL msu y0, MemRn@0, Ax@8 || Rn@0stepZIDS@3
90A0h TL msu y0, Register@0, Ax@8
B000h TL msu v0, MemImm8@0, Ax@8
9462h TL2 msu y0, r6, Ax@0
8264h TL2 msusu y0, MemR0425@3, Ax@8 || R0425@3stepII2D2S@0
6790h TL neg Ax@12, Cond@0; aX=0-aX
0000h TL nop
94C0h TL norm Ax@8, Bogus MemRn@0 || Rn@0stepZIDS@3 ;if N=0 (aX=aX*2,rN+/-)
6780h TL not Ax@12, Cond@0 ;aX=not aX
D4F8h TL or
              MemImm16@16, Ax@8
A000h TL or
              MemImm8@0, Ax@8
80C0h TL or
              Imm16@16. Ax@8
              Imm8u@0, Ax@8
C000h TL or
              MemR7Imm16@16, Ax@8
D4D8h TL or
              MemR7Imm7s@0, Ax@8
4000h TL or
              MemRn@0, Ax@8 || Rn@0stepZIDS@3
8080h TL or
80A0h TL or
              RegisterP0@0, Ax@8
              Ab@10, Ax@6, Ax@5
D291h TL2 or
D4A4h TL2 or
              Ax@8, Bx@1, Ax@0
              b0, Bx@1, Ax@0
D3C4h TL2 or
              b1, Bx@1, Ax@0
D7C4h TL2 or
D388h TL2 or
               r6, Ax@4
67B0h TL pacr Implied Const8000h, Implied p0, Ax@12, Cond@0 ;aX=shfP+8000h
D7C2h TL2 pacr1 Implied Const8000h, Implied p1, Ax@0
5E60h TL pop Register@0
47B4h TL2 pop
              Abe@0
80C7h TL2 pop
              ArArpSttMod@8
              Bx@5. Unused1@0
0006h TL2 pop
              prpage, Unused2@0
D7F4h TL2 pop
              Px@0
D496h TL2 pop
              r6. Unused1@0
0024h TL2 pop
D7F0h TL2 pop
              repc, Unused2@0
D494h TL2 pop
              x0
D495h TL2 pop
              x1
0004h TL2 pop y1, Unused1@0
47B0h TL2 popa Ab@0
5F40h TL push Imm16@16
5E40h TL push Register@0
D7C8h TL2 push Abe@1, Unused1@0
D3D0h TL2 push ArArpSttMod@0
D7FCh TL2 push prpage, Unused2@0
D78Ch TL2 push Px@1, Unused1@0
D4D7h TL2 push r6, Unused1@5
```

```
D7F8h TL2 push repc, Unused2@0
D4D4h TL2 push x0, Unused1@5
D4D5h TL2 push x1, Unused1@5
D4D6h TL2 push y1, Unused1@5
4384h TL2 pusha Ax@6, Unused2@0
D788h TL2 pusha Bx@1, Unused1@0
0C00h TL rep Imm8u@0
                         ;repeat next opcode N+1 times
0D00h TL rep Register@0 ;repeat next opcode N+1 times
0002h TL2 rep r6. Unused1@0
4580h TL ret Cond@0
                          ;=pop pc
                 :delayed return (after 2 clks)
D780h TL retd
45C0h TL reti Cond@0
                              :Don't context switch
45D0h TL reti Cond@0, context ;Do context switch
D7C0h TL retid
                 ;delayed, from interrupt
D3C3h TL2 retid context
0900h TL rets Imm8u@0
                               ;ret+dealloc sp (for INCOMING pushed params)
67A0h TL rnd Implied Const8000h, Ax@12, Cond@0; aX=aX+8000h
6750h TL rol Implied Const1,
                                  Ax@12, Cond@0 ;aX=aX rcl 1 (37bit rotate)
6F50h TL rol Implied Const1,
                                  Bx@12, Cond@0 ;bX=bX rcl 1 (37bit rotate)
6740h TL ror Implied Const1,
                                  Ax@12, Cond@0; aX=aX rcr 1 (37bit rotate)
6F40h TL ror Implied Const1,
                                  Bx@12, Cond@0 ;bX=bX rcr 1 (37bit rotate)
E300h TL rst Imm16@16, MemImm8@0
82E0h TL rst Imm16@16, MemRn@0 || Rn@0stepZIDS@3
83E0h TL rst Imm16@16, Register@0
47B9h TL2 rst Imm16@16, r6
4388h TL2 rst Imm16@16, SttMod@0
E100h TL set Imm16@16, MemImm8@0
80E0h TL set Imm16@16, MemRn@0 || Rn@0stepZIDS@3
81E0h TL set Imm16@16, Register@0
47B8h TL2 set Imm16@16, r6
43C8h TL2 set Imm16@16, SttMod@0
D280h TL shfc Implied sv, Ab@10, Ab@5, Cond@0
9240h TL shfi Implied Imm6s@0, Ab@10, Ab@7, Bogus Imm6s@0
6720h TL shl Implied Const1,
                                  Ax@12, Cond@0; aX=aX*2
6F20h TL shl Implied Const1,
                                  Bx@12, Cond@0 ;bX=bX*2
6730h TL shl4 Implied Const4,
                                  Ax@12, Cond@0 ;aX=aX*10h
6F30h TL shl4 Implied Const4,
                                  Bx@12, Cond@0 ;bX=bX*10h
6700h TL shr Implied Const1,
                                  Ax@12, Cond@0 ;aX=aX/2
                                  Bx@12, Cond@0 ;bX=bX/2
6F00h TL shr Implied Const1,
6710h TL shr4 Implied Const4,
                                  Ax@12, Cond@0 ;aX=aX/10h
6F10h TL shr4 Implied Const4,
                                  Bx@12, Cond@0 ; bX=bX/10h
BA00h TL sgr MemImm8@0
9A80h TL sqr MemRn@0 || Rn@0stepZIDS@3
9AA0h TL sgr
              Register@0
D790h TL2 sqr Abh@2 || sqr Abl@2 || add3 p0, p1, Ab@0
```

```
49C4h TL2 sqr Abh@4 || mpysu Abh@4, Abl@4 || add3a p0, p1, Ab@0
4B00h TL2 sgr MemR0425@4 || sgr MemR0425@4offsZIDZ@2 || add3 p0, p1, Ab@0
          || R0425@4stepII2D2S@2
5F41h TL2 sqr r6
BC00h TL sgra MemImm8@0, Ax@8
9C80h TL sgra MemRn@0, Ax@8 || Rn@0stepZIDS@3
9CA0h TL sgra Register@0, Ax@8
9062h TL2 sgra r6, Ax@8, Unused1@0
D4FFh TL sub MemImm16@16. Ax@8
AE00h TL sub MemImm8@0, Ax@8
8EC0h TL sub Imm16@16, Ax@8
CE00h TL sub Imm8u@0, Ax@8
              MemR7Imm16@16, Ax@8
D4DFh TL sub
4E00h TL sub MemR7Imm7s@0, Ax@8
8E80h TL sub MemRn@0, Ax@8 || Rn@0stepZIDS@3
              RegisterP0@0, Ax@8
8EA0h TL sub
8A61h TL2 sub Ab@3, Bx@8
8861h TL2 sub Bx@4, Ax@3
8064h TL2 sub MemR01@8, sv, Abh@3 || add MemR01@8offsZI@0, sv, Abl@3
          || mov MemR45@8, sv || R01@8stepII2@0, R45@8stepII2@1
5DE0h TL2 sub MemR04@1, sv, Abh@2 || add MemR04@1offsZI@0, sv, Abl@2
           || R04@1stepII2@0
6FC0h TL2 sub MemR45@2, MemR01@2, Abh@3
           || add MemR45@2offsZI@1, MemR01@2offsZI@0, Abl@3
           | R01@2stepII2@0, R45@2stepII2@1
6FE0h TL2 sub MemR45@2, MemR01@2, Abh@3
           || sub MemR45@2offsZI@1, MemR01@2offsZI@0, Abl@3
           | R01@2stepII2@0, R45@2stepII2@1
5D80h TL2 sub MemR45@2, sv, Abh@3 || add MemR45@2offsZI@1, sv, Abl@3
           || mov MemR01@2, sv || R01@2stepII2@0, R45@2stepII2@1
5DC2h TL2 sub p0, p1, Ab@2
D4B9h TL2 sub p1, Ax@8
8FD0h TL2 sub Px@1, Bx@0
D38Fh TL2 sub r6, Ax@4
80C6h TL2 sub3 p0, p1, Ab@10
82C6h TL2 sub3a p0, p1, Ab@10
83C6h TL2 sub3aa p0, p1, Ab@10
5DC3h TL2 suba p0, p1, Ab@2
B600h TL subh MemImm8@0, Ax@8
9680h TL subh MemRn@0, Ax@8 || Rn@0stepZIDS@3
96A0h TL subh Register@0, Ax@8
5E23h TL2 subh r6, Ax@8
B800h TL subl MemImm8@0, Ax@8
9880h TL subl MemRn@0, Ax@8 || Rn@0stepZIDS@3
98A0h TL subl Register@0, Ax@8
```

```
5E22h TL2 subl r6, Ax@8
EF00h TL subv Imm16@16, MemImm8@0
8EE0h TL subv Imm16@16, MemRn@0 || Rn@0stepZIDS@3
8FE0h TL subv Imm16@16, Register@0
47BFh TL2 subv Imm16@16, r6
4980h TL swap SwapTypes4@0
0020h TL trap
                               ;software interrupt
A800h TL tst0 Axl@8, MemImm8@0
8880h TL tst0 Axl@8, MemRn@0 || Rn@0stepZIDS@3
88A0h TL tst0 Axl@8, Register@0
E900h TL tst0 Imm16@16, MemImm8@0
88E0h TL tst0 Imm16@16, MemRn@0 || Rn@0stepZIDS@3
89E0h TL tst0 Imm16@16, Register@0
D38Ch TL2 tst0 Axl@4. r6
47BCh TL2 tst0 Imm16@16, r6
9470h TL2 tst0 Imm16@16, SttMod@0
AA00h TL tst1 Axl@8, MemImm8@0 Implied Not
8A80h TL tst1 Axl@8, MemRn@0 Implied Not || Rn@0stepZIDS@3
8AAOh TL tst1 Axl@8, Register@0 Implied Not
EB00h TL tst1 Imm16@16, MemImm8@0 Implied Not
8AE0h TL tst1 Imm16@16, MemRn@0 Implied Not || Rn@0stepZIDS@3
8BE0h TL tst1 Imm16@16, Register@0 Implied Not
D38Dh TL2 tst1 Axl@4, r6 Implied Not
47BDh TL2 tst1 Imm16@16, r6 Implied Not
9478h TL2 tst1 Imm16@16, SttMod@0 Implied Not
80C1h TL2 tst4b a0l, MemR0425@10 || R0425@10stepII2D2S@8
4780h TL2 tst4b a0l, MemR0425@2, Ax@4 || R0425@2stepII2D2S@0
F000h TL tstb NoReverse, Implied Not MemImm8@0, Imm4bitno@8
9020h TL tstb NoReverse, Implied Not MemRn@0, Imm4bitno@8 || Rn@0stepZIDS@3
9000h TL tstb NoReverse, Implied Not Register@0, Imm4bitno@8
9018h TL2 tstb NoReverse, Implied Not r6, Imm4bitno@8 ;override tstb a0, Imm4
0028h TL2 tstb NoReverse, Implied Not SttMod@0, Imm4bitno@16, Unused12@20
5F45h TL2 vtrclr vtr0
                                               :for Viterbi decoding...
                             :vtr0=0
5F47h TL2 vtrclr vtr0. vtr1
                             ;vtr0=0, vtr1=0
                                              ;(saved C/C1 carry flags)
5F46h TL2 vtrclr vtrl
                             :vtr1=0
                             ;Axl=(vtr1 and FF00h)+(vtr0/100h)
D383h TL2 vtrmov Axl@4
D29Ah TL2 vtrmov vtr0, Axl@0 ;Axl=vtr0
D69Ah TL2 vtrmov vtrl. Axl@0 :Axl=vtrl
D781h TL2 vtrshr
                              ;vtr0=vtr0/2+C*8000h, vtr1=vtr1/2+C1*8000h
D4FAh TL xor MemImm16@16, Ax@8
A400h TL xor MemImm8@0, Ax@8
84C0h TL xor Imm16@16, Ax@8
C400h TL xor Imm8u@0, Ax@8
D4DAh TL xor MemR7Imm16@16, Ax@8
4400h TL xor MemR7Imm7s@0, Ax@8
```

```
8480h TL xor MemRn@0, Ax@8 || Rn@0stepZIDS@3
84A0h TL xor
              RegisterP0@0, Ax@8
D38Ah TL2 xor r6, Ax@4
8800h TL undefined Unused5@0, Unused1@8; (mpy/mpys without A in bit11)
8820h TL undefined Unused500, Unused108; (mpy/mpys without A in bit11)
8840h TL undefined Unused500, Unused108; (mpy/mpys without A in bit11)
D800h TL undefined Unused7@0, Unused1@8; (mpy/mpys without A in bit11)
9B80h TL undefined Unused6@0 ;(sgr without A in bit8)
BB00h TL undefined Unused8@0 :(sar without A in bit8)
E800h TL undefined Unused8@0 ;(mpy without A in bitl1)
5EA1h TL2 undefined Unused1@1 ;(mpy/mpys without A in bit11)
5DFCh TL2 undefined
8CDFh TL2 undefined
D3C1h TL2 undefined
5EB4h TL2 undefined Unused2@0
```

DSi TeakLite II Operand Encoding

Syntax Notes

The official Teak syntax specifies all operands in "source,dest" order, that's opposite of most other ASM languages which use "dest,source" order (except 68000 processors, which the Teak is apparently inspired on). One exception are instructions tagged "NoReverse" in the opcode list: These ones do have the operands ordered as how one would usually expect them.

Operands tagged as "Implied xx" are effectively used by the hardware, although the official syntax doesn't specify them in source code. On the other hand, operands tagged as "Bogus xx" are specified in official source code syntax, although the hardware doesn't actually use that operands in that form. The nocash (dis-)assembler syntax reverses the operand order (except those flagged as NoReverse), removes Bogus operands, and inserts Implied operands. Moreover, immediates and memory operands are specified differently...

Memory Operands

```
nocash
name
               native
MemRn
                (Rn)
                                           [Rn]
MemSp
                (sp)
                                           [sp]
ProgMemRn
                                           [code:movpd:Rn]
                (Rn)
ProgMemAxl
                (Axl)
                                           [code:movpd:Axl]
ProgMemAx
                (Ax)
                                           [code:Ax]
                                           [code:Ax]:[code:Ax+]
ProgMemAx ..
               (Ax), (Ax+)
MemImm8
               0 \times NN
                                           [page:NNh]
MemImm16
                [##0xNNNN]
                                           [NNNNh]
MemR7Imm7s
                (r7+\#0\times NN), (r7+\#-NNN)
                                          [r7+/-NNh]
                (r7+##0xNNNN)
MemR7Imm16
                                           [r7+NNNNh]
```

Immediates/Addresses

Address18	0×NNNNN	NNNNNh	;for	bkrep/br/call
Address16	0×NNNN	NNNNh	;for	bkrep
RelAddr7	0×NNNN	NNNNh	;for	jmp
ImmN:	#0×NNNN	NNNNh		
ImmNs:	#0×NN, #-NNN	+/-NNh		
Imm16:	##0×NNNN	NNNNh		
Imm4bitno:		1 shl N		
ConstZero	<implied></implied>	0000h		
Const1	<implied></implied>	0001h		
Const4	<implied></implied>	0004h		
Const8000h	<implied></implied>	8000h		

Operand Encoding

Below shows the binary encoding for registers/conditions. For example, "Ab@10" in the opcode list can be "b0,b1,a0,a1" encoded in bit10-11. Some instructions re-use the same bitfield for multiple operands (eg. when performing two operations on the SAME operand, or when expecting DIFFERENT operands: for "Ax@12,Ax@not12" one of the registers must "a0", and the other must be "a1").

```
Register:
           RegisterP0:
                        Ax:
                                 Axl:
                                         Axh:
                                                         Px:
00: r0
           00: r0
                        0: a0
                                0: a0l 0: a0h
                                                         0: p0
01: r1
           01: r1
                        1: a1
                                1: all 1: alh
                                                         1: p1
02: r2
           02: r2
03: r3
           03: r3
                                 Bxl:
                                         Bxh:
                                                         Ablh:
                        Bx:
04: r4
           04: r4
                        0: b0
                                0: b0l 0: b0h
                                                         0: b0l
05: r5
           05: r5
                        1: b1
                                1: b1l 1: b1h
                                                         1: b0h
06: r7
           06: r7
                                                         2: b1l
07: v0
           07: y0
                                 Abl:
                                         Abh:
                                                 Abe:
                                                          3: b1h
                        Ab:
08: st0
           08: st0
                        0: b0
                                0: b0l
                                        0: b0h
                                                 0: b0e 4: a0l
09: st1
           09: st1
                        1: b1
                                1: b1l 1: b1h 1: b1e 5: a0h
0A: st2
           0A: st2
                        2: a0
                                2: a0l 2: a0h 2: a0e 6: a1l
0B: p0h !! 0B: p0 !!
                        3: a1
                                3: all 3: alh 3: ale 7: alh
0C: pc
           0C: pc
                        Cond:
0D: sp
           0D: sp
0E: cfqi
                        0: true ; Always
           0E: cfqi
                                                              ;always
0F: cfqj
           0F: cfqj
                                  ;Equal to zero
                                                              ;Z=1
                        1: ea
                                  ;Not equal to zero
10: b0h
           10: b0h
                        2: neq
                                                              ; Z=0
11: b1h
           11: b1h
                        3: gt
                                  ;Greater than zero
                                                              ;M=0 and Z=0
12: b0l
           12: b0l
                                  ;Greater or equal to zero ;M=0
                        4: ge
13: b1l
           13: b1l
                        5: lt
                                  ;Less than zero
                                                              M=1
14: ext0
           14: ext0
                        6: le
                                  ;Less or equal to zero
                                                              ;M=1 \text{ or } Z=1
                                  ;Normalize flag is cleared :N=0
15: ext1
           15: ext1
                        7: nn
                                  ;Carry flag is set
16: ext2
           16: ext2
                        8: c
                                                              ;C=1
```

```
17: ext3
           17: ext3
                         9: v
                                   ;Overflow flag is set
                                                                ; V=1
18: a0
           18: a0
                         A: e
                                   Extension flag is set
                                                                ;E=1
19: a1
           19: a1
                         B: l
                                   ;Limit flag is set
                                                                ;L=1
1A: a0l
           1A: a0l
                         C: nr
                                   ;R flag is cleared
                                                                ;R=0
1B: a1l
           1B: a1l
                         D: niu0
                                   ;Input user pin 0 cleared
                                                               ; IUSER0=0
1C: a0h
           1C: a0h
                         E: iu0
                                   ;Input user pin 0 set
                                                                ; IUSER0=1
                         F: iu1
1D: a1h
           1D: a1h
                                   ;Input user pin 1 set
                                                                ; IUSER1=1
1E: lc
           1E: lc
1F: sv
           1F: sv
R0123457y0:
                   Rn:
                                        ArArpSttMod:
                                                       ArArp:
                                                                     SttMod:
0: r0
                   0: r0
                                        0: ar0
                                                       0: ar0
                                                                     0: stt0
1: r1
                                        1: ar1
                                                       1: ar1
                                                                     1: stt1
                   1: r1
2: r2
                   2: r2
                                        2: arp0
                                                       2: arp0
                                                                     2: stt2
3: r3
                   3: r3
                                        3: arp1
                                                       3: arp1
                                                                     3: reserved
                                                                     4: mod0
                   4: r4
4: r4
                                        4: arp2
                                                       4: arp2
5: r5
                   5: r5
                                        5: arp3
                                                                     5: mod1
                                                       5: arp3
                   6: r6 ;TL2 only
                                                                     6: mod2
6: r7
       ;aka rb
                                        6: reserved
                                                       6: reserved
7: v0
       ;aka v
                   7: r7 ;TL2 only
                                        7: reserved
                                                       7: reserved
                                                                     7: mod3
                                        8: stt0
R01:
         R04:
                   R45:
                                        9: stt1
                                                       Ar:
                                                                  BankFlags:
0: r0
         0: r0
                   0:r4
                                        A: stt2
                                                       0: ar0
                                                                  01h: cfqi
1: r1
         1: r4
                   1:r5
                                        B: reserved
                                                       1: ar1
                                                                  02h: r4
                                        C: mod0
                                                                  04h: r1
R0123:
                                        D: mod1
                                                                  08h: r0
         R0425:
                   R4567:
                                                       Arp:
0: r0
         0: r0
                   0: r4
                                        E: mod2
                                                       0: arp0
                                                                  10h: r7
                                                                             ;TL2
                                                                  20h: cfgj ;TL2
1: r1
         1: r4
                   1: r5
                                        F: mod3
                                                       1: arp1
2: r2
         2: r2
                   2: r6
                                                       2: arp2
                   3: r7
3: r3
         3: r5
                                                       3: arp3
SwapTypes:
val native
                      nocash
                                      ;meaning
0: (a0.b0)
                      a0.b0
                                                                   :flags(a0)
                                      :a0 <--> b0
   (a0,b1)
                      a0.b1
                                      :a0 <--> b1
                                                                   ;flags(a0)
1:
2:
    (a1,b0)
                      a1,b0
                                      :a1 <--> b0
                                                                   ;flags(a1)
    (a1, b1)
                      a1,b1
                                      :a1 <--> b1
3:
                                                                   ;flags(a1)
    (a0,b0),(a1,b1)
                      a0:a1.b0:b1
                                      ;a0 < --> b0 and a1 < --> b1 ;flags(a0)
4:
                                      ;a0 <--> b1 and a1 <--> b0 ;flags(a0)
5:
    (a0,b1),(a1,b0)
                      a0:a1,b1:b0
                                      ;a0 --> b0 --> a1
    (a0,b0,a1)
                      a1,b0,a0
                                                                   ;flags(a1)
6:
7:
    (a0,b1,a1)
                      a1,b1,a0
                                      ;a0 --> b1 --> a1
                                                                   ;flags(a1)
                                      ;a1 --> b0 --> a0
8:
    (a1,b0,a0)
                      a0,b0,a1
                                                                   ;flags(a0)
    (a1,b1,a0)
                      a0,b1,a1
                                      ;a1 --> b1 --> a0
                                                                   ;flags(a0)
    (b0,a0,b1)
Α:
                      b1,a0,b0
                                      :b0 --> a0 --> b1
                                                                   ;flags(a0)!
                                      :b0 --> a1 --> b1
   (b0,a1,b1)
                      b1,a1,b0
                                                                   ;flags(a1)!
```

offs and step

Memory operands with "offs" allow to read from [Rn], [Rn+1], or [Rn-1]. Operands with "step" allow to increment/decrement registers (for old TL opcodes this is usually specified alongsides with memory operands, for new TL2 opcodes it's typically specified as separate "||" instruction (eg. "|| Rn@0stepZIDS@3"; which can be omitted if the step is zero).

The official syntax wants "+1,-1" abbreviated to "+,-" in some cases (but not abbreviated in other cases). step "+s" does probably refer to "stepi or stepj", but it's rather unclear which one, maybe stepi is used for r0..r3, and stepj for r4..r7, or vice versa... or maybe it depends on each opcode (particulary opcodes that allow to use "Rn" (r0..r7) might use the same step in ALL cases).

```
;maybe offsAr01 ?
offsZI:
0: ''
               :Z (zero)
1: '+'
               :I (increment)
offsI:
0: '+'
               ;I (increment)
offsZIDZ:
                                   :aka offsAr0123
0: ''
                   (zero)
1: '+'
               ;I (increment)
2: '-'
               :D (decrement)
3: ''
               ; Z
                   (zero)
stepZIDS:
0: ''
               ;Z (zero)
1: '+1'
               ;I (increment)
2: '-1'
               ;D (decrement)
3: '+s'
               ;S (add step)
                                         ;XXX ?
                                                  see "stepi" and "stepi"
modrstepZIDS:
0: ''
                   (zero)
1: '+'
               :I (increment)
2: '-'
                   (decrement)
                                                  see "stepi" and "stepi"
3: '+s'
                  (add step)
                                         :XXX ?
stepII2D2S:
                                  ;aka stepAr0123@
0: '+1'
               ;I (increment)
1: '+2'
               :I2 (increment twice)
2: '-2'
               :D2 (decrement twice)
3: '+s'
               ;S (add step)
                                         ;XXX ?
                                                  see "stepi" and "stepi"
stepD2S:
0: '-2'
               ;D2 (decrement twice)
                                         ;XXX ?
1: '+s'
             ';S (add step)
                                                  see "stepi" and "stepi"
modrstepII2D2S0:
0: '+'
               ;I (increment)
               ;I2 (increment twice)
1: '+2'
```

```
;D2 (decrement twice)
2: '-2'
3: '+s0'
              ;S0 (add step0 ?)
                                       ;XXX ?? see "stepi0" and "stepj0"
stepII2:
              ;I (increment)
0: '+1'
1: '+2'
              ;I2 (increment twice)
modrstepI2:
              ;I2 (increment twice)
0: '+2'
modrstepD2:
0: '-2'
              :D2 (decrement twice)
```

Note: The "modr" opcodes are probably just incrementing/decrementing registers (with optional "modulo"), although the official syntax specifies their operands in brackets, ie. as if they were doing memory accesses.

DSi New Shared WRAM (for ARM7, ARM9, DSP)

Shared WRAM (total 800Kbytes)

```
Old WRAM-0/1 32Kbytes (2x16K), mappable to ARM7, or ARM9
New WRAM-A 256Kbytes (4x64K), mappable to ARM7, or ARM9
New WRAM-B 256Kbytes (8x32K), mappable to ARM7, ARM9, or DSP-program memory
New WRAM-C 256Kbytes (8x32K), mappable to ARM7, ARM9, or DSP-data memory
```

New WRAM mapping is done in three steps: First, releasing Slot Write Protect (on ARM7 side). Then, mapping the physical banks to logical slots (on ARM9 side). And finally, mapping those slots to actual memory addresses (on ARM7 and ARM9 sides). As an extra step, one may set Slot Write Protect flags (on ARM7 side) to prevent ARM9 from applying further changes.

_____ Slot Write Protect _____

MBK9 is READ/WRITE-ABLE only on ARM7 side (and READ-ONLY on ARM7).

4004060h - DSi9 - MBK9, WRAM-A/B/C Slot Write Protect (undocumented) (R) 4004060h - DSi7 - MBK9, WRAM-A/B/C Slot Write Protect (undocumented) (R/W)

- 0-3 WRAM-A, Port 4004040h-4004043h Write (0=Writeable by ARM9, 1=Read-only)
- 4-7 Unknown/Unused (0)
- 8-15 WRAM-B, Port 4004044h-400404Bh Write (0=Writeable by ARM9, 1=Read-only)
- 16-23 WRAM-C, Port 400404Ch-4004053h Write (0=Writeable by ARM9, 1=Read-only)
- 24-31 Unknown/Unused (0); but, carthdr has nonzero data for it?

Selects whether ARM9 may write to WRAM slot registers at 4004040h-4004053h (in Read-only mode neither ARM7 nor ARM9 can write to those registers; that applies only to that registers, ie. the memory itself isn't write-protected).

______ Slot Allocation _____

```
4004040h - DSi - MBK1.0, WRAM-A0 - 64K, mappable to ARM7, or ARM9
4004041h - DSi - MBK1.1, WRAM-A1 - 64K, mappable to ARM7, or ARM9
4004042h - DSi - MBK1.2, WRAM-A2 - 64K, mappable to ARM7, or ARM9
4004043h - DSi - MBK1.3, WRAM-A3 - 64K, mappable to ARM7, or ARM9
      Master (0=ARM9, 1=ARM7)
 1
      Not used
 2-3 Offset (0..3) (slot 0..3) (LSB of address in 64Kbyte units)
 4-6 Not used
      Enable (0=Disable, 1=Enable)
In cooking coach, above four bytes are locked via MBK9 (not write-able, always 81h,85h,89h,8Dh)?
4004044h - DSi - MBK2.0, WRAM-B0 - 32K, mappable to ARM7, ARM9, or DSP/code
4004045h - DSi - MBK2.1, WRAM-B1 - 32K, mappable to ARM7, ARM9, or DSP/code
4004046h - DSi - MBK2.2, WRAM-B2 - 32K, mappable to ARM7, ARM9, or DSP/code
4004047h - DSi - MBK2.3, WRAM-B3 - 32K, mappable to ARM7, ARM9, or DSP/code
4004048h - DSi - MBK3.0, WRAM-B4 - 32K, mappable to ARM7, ARM9, or DSP/code
4004049h - DSi - MBK3.1, WRAM-B5 - 32K, mappable to ARM7, ARM9, or DSP/code
400404Ah - DSi - MBK3.2, WRAM-B6 - 32K, mappable to ARM7, ARM9, or DSP/code
400404Bh - DSi - MBK3.3, WRAM-B7 - 32K, mappable to ARM7, ARM9, or DSP/code
 0-1 Master (0=ARM9, 1=ARM7, 2 or 3=DSP/code)
 2-4 Offset (0..7) (slot 0..7) (LSB of address in 32Kbyte units)
 5-6 Not used (0)
      Enable (0=Disable, 1=Enable)
400404Ch - DSi - MBK4.0, WRAM-C0 - 32K, mappable to ARM7, ARM9, or DSP/data
400404Dh - DSi - MBK4.1, WRAM-C1 - 32K, mappable to ARM7, ARM9, or DSP/data
400404Eh - DSi - MBK4.2, WRAM-C2 - 32K, mappable to ARM7, ARM9, or DSP/data
400404Fh - DSi - MBK4.3, WRAM-C3 - 32K, mappable to ARM7, ARM9, or DSP/data
4004050h - DSi - MBK5.0, WRAM-C4 - 32K, mappable to ARM7, ARM9, or DSP/data
4004051h - DSi - MBK5.1, WRAM-C5 - 32K, mappable to ARM7, ARM9, or DSP/data
4004052h - DSi - MBK5.2, WRAM-C6 - 32K, mappable to ARM7, ARM9, or DSP/data
4004053h - DSi - MBK5.3, WRAM-C7 - 32K, mappable to ARM7, ARM9, or DSP/data
 0-1 Master (0=ARM9, 1=ARM7, 2 or 3=DSP/data)
 2-4 Offset (0..7) (slot 0..7) (LSB of address in 32Kbyte units)
 5-6 Not used (0)
      Enable (0=Disable, 1=Enable)
```

_____ Address Mapping _____

MBK6-8 exist as separate READ/WRITE-ABLE registers on ARM7 and ARM9 side (making it six registers in total).

4004054h - DSi - MBK6, WRAM-A, 64K..256K mapping (R/W)

- 0-3 Not used (0)
- 4-11 Start Address (3000000h+N*10000h) ;=3000000h..3FF0000h
- 12-13 Image Size (0 or 1=64KB/Slot0, 2=128KB/Slot0+1+2??, 3=256KB/Slot0..3)
- 14-19 Not used (0)
- 20-28 End Address (3000000h+N*10000h-1) ;=2FFFFFFh..4FEFFFFh
- 29-31 Not used (0)

4004058h - DSi - MBK7, WRAM-B (R/W) 400405Ch - DSi - MBK8, WRAM-C (R/W)

- 0-2 Not used (0)
- 3-11 Start Address (3000000h+N*8000h) ;=3000000h..3FF8000h
- 12-13 Image Size (0=32K/Slot0,1=64KB/Slot0-1,2=128KB/Slot0-3,3=256KB/Slot0-7)
- 14-18 Not used (0)
- 19-28 End Address (3000000h+N*8000h-1) ;=2FFFFFFh..4FF7FFFh
- 29-31 Not used (0)

Uh, but, ARM7 3800000h..3FFFFFFh contains OTHER memory (ARM7-WRAM) !?

_____ Notes _____

Slots and Image Size vs Start/End Addresses

When using Image Size of 4 slots, then Memory at 3000000h..3FFFFFFh is:

Slots 0,1,2,3,0,1,2,3,0,1,2,3,0,1,2,3,etc.

When start=6, and End=12, then (with above example), only following is mapped:

Slots -,-,-,-,-,2,3,0,1,2,3,-,-,-,etc.

Observe that the mapped region starts with Slot 2 (not Slot 0) in that case.

Moreover, some slots may be empty (disabled, or mapped to another CPU), so, if Slot 3 is empty (disabled or mapped to another CPU), then memory appears to look somewhat as so:

Slots -,-,-,-,-,2,z,0,1,2,z,-,-,-,etc.

Whereas, the "z" areas seem to read as zerofilled memory blocks (rather than mirroring to underlaying WRAM's of lower priority).

Overlapping WRAM regions

New Shared-WRAM-A Highest Priority

New Shared-WRAM-B High Priority

New Shared-WRAM-C Low Priority

```
Old Shared-WRAM-0/1 Lowest Priority
Old ARM7-WRAM Whatever Priority (unknown...)
I/O ports 4xxxxxxh Whatever Priority (unknown...)
Overlapping WRAM slots
```

Unknown what happens when selecting multiple WRAM blocks to the same slot?

The initial MBK values are derived from carthdr.

Exploits for DSi cartridges & DSiware usually have ARM7.MBK registers disabled via SCFG_EXT7, making it impossible to change that ARM7 registers; the ARM9.MBK registers are usually kept enabled, nethertheless, the ARM7.MBK9 setting can apply some restrictions to ARM9 side (for example, in Cooking Coach, WRAM-A is controlled via ARM7.MBK1, so ARM9 can control WRAM-B and WRAM-C via ARM9.MBK2-5 only).

DSi New DMA

The DSi has four new DMA channels for ARM7 and ARM9 (each) (eight new DMA channels in total). The old NDS-style DMA channels do probably still exist, too [though unknown which priority they have in relation to new channels].

4004100h - DSi - NDMAGCNT NewDMA Global Control (R/W) [00000000h]

- 0-15 Unused (0)
- 16-19 Cycle Selection (0=None, 1..15=1..16384 clks) ;1 SHL (N-1)
- 20-30 Unused (0)
- 31 DMA Arbitration Mode (0=NDMA0=HighestPriority, 1=RoundRobinPriority)

CycleSelection is used ONLY in RoundRobin mode; if so... then it does specify the number of cycles that can be executed by ARM9 and DSP <CPUs?> during NDMA?

4004104h+x*1Ch - NDMAxSAD - NewDMAx Source Address (R/W) [00000000h] 4004108h+x*1Ch - NDMAxDAD - NewDMAx Destination Address (R/W) [00000000h]

- 0-1 Unused (0)
- 2-31 DMA Source/Destination Address, in 4-byte steps

400410Ch+x*1Ch - NDMAxTCNT - NewDMAx Total Length for Repeats (R/W) [0]

- 0-27 Total Number of Words to Transfer (1..0FFFFFFFh, or 0=100000000h)
- 28-31 Unused (0)

Not used in "Start immediately" mode (which doesn't repeat).

Not used in "Repeat infinitely" mode (which repeats forever).

Used only in "Repeat until NDMAxTCNT" mode (for example, to define the total size of the Camera picture).

Total Length isn't required to be a multiple of the Logical or Physical Block Sizes (for example the DSi launcher uses Total=64h with Log=8/Phys=8; in that case only 4 words (instead of 8 words) are transferred for the last block).

4004110h+x*1Ch - NDMAxWCNT - NewDMAx Logical Block Size

0-23 Number of Words to Transfer (1..00FFFFFFh, or 0=01000000h)

24-31 Unused (0)

Should be a multiple of the Physical Block Size specified in NDMAxCNT.Bit16-19.

The bus will be monopolized until the selected number of words for (physical) block transfers has completed, a single (physical) block transfer cycle will never be split up.

4004114h+x*1Ch - NDMAxBCNT - NewDMAx Block Transfer Timing/Interval

```
0-15 Interval Timer (1..FFFFh, or 0=Infinite/TillTransferEnd)
```

16-17 Prescaler (33.514MHz SHR (n*2)); 0=33MHz, 1=8MHz, 2=2MHz, 3=0.5MHz

18-31 Unused (0)

Allows to insert a delay after each (Physical?) Block.

4004118h+x*1Ch - NDMAxFDATA - NewDMAx Fill Data

0-31 Fill Data (can be used as Fixed Source Data for memfill's)

This value is used when setting NDMAxCNT.Bit13-14=3, which causes the source data to be read directly (within 0 clock cycles) from the NDMAxFDATA (instead of from the address specified in NDMAxSAD; in this case, the NDMAxSAD is ignored/don't care).

400411Ch+x*1Ch - NDMAxCNT - NewDMAx Control

```
0-9 Unused (0)
10-11 Dest Address Update (0=Increment, 1=Decrement, 2=Fixed, 3=Reserved)
     Dest Address Reload (0=No, 1=Reload at (logical blk?) transfer end)
13-14 Source Address Update (0=Increment, 1=Decrement, 2=Fixed, 3=FillData)
      Source Address Reload (0=No, 1=Reload at (logical blk?) transfer end)
16-19 Physical Block Size (0..0Fh=1..32768 words, aka (1 SHL n) words)
20-23 Unused (0)
                           (00h..1Fh, see ARM7/ARM9 startup lists below)
24-28 DMA Startup Mode
                           (0=Repeat until NDMAxTCNT, 1=Repeat infinitely)
     DMA Repeat Mode
30
     DMA Interrupt Enable (0=Disable, 1=Enable)
                           (0=Disable, 1=Enable/Busy)
31
     DMA Enable/Busv
```

Startup Modes for ARM9:

```
00h
         Timer0
                                       ; new NDMA-specific modes
01h
         Timer1
02h
         Timer2
03h
         Timer3
04h
         DS Cartridge Slot
         Reserved (maybe 2nd DS-Cart Slot, or GBA slot relict?)
05h
06h
         V-Blank
07h
         H-Blank (but not during V-blank)
         Display Sync (sync to H-blank drawing) ; Uh, what is BLANK-DRAWING ??
08h
```

```
09h Work RAM (what?) (=probably Main memory display, as on NDS)
0Ah Geometry Command FIF0
0Bh Camera ;-new NDMA-specific mode
0Ch..0Fh Reserved
10h..1Fh Start immediately (without repeat)
```

Startup Modes for ARM7:

```
00h
         Timer0
                                       ;\
                                       ; new NDMA-specific modes
01h
         Timer1
02h
         Timer2
03h
         Timer3
                                       ;/
         DS Cartridge Slot
04h
         Reserved? (maybe 2nd DS-Cart Slot, or GBA slot relict?)
05h
06h
         V-Blank
07h
         Wifi
         SD/MMC I/F 1
08h
                         ;what "1" ? ;\
         SD/MMC I/F 2
                        :what "2" ?
09h
                                       ; new NDMA-specific modes
0Ah
         AES in (AES WRFIF0)
         AES out (AES RDFIFO) / MIC?
0Bh
0Ch
         MIC?
0Dh..0Fh Reserved?
10h..1Fh Start immediately (without repeat)
```

Start/repeat modes

There are three different transfer modes.

1) Start immediately (without repeat):

the transfer ends after one Logical Block, without repeat. With single IRQ (after last/only block).

2) Start by Hardware events, Repeat until NDMAxTCNT:

the transfer repeats Logical Blocks until reaching the Total Length. With single IRQ (after last block).

3) Start by Hardware events, Repeat infinitely:

the transfer repeats Logical Blocks infinitely. With multiple IRQs (one IRQ after EACH logical block).

Read-only Effect

There is something that can make port 4004104h..4004173h read-only. For example, when FFh-filling all DSi registers, and then 00h-filling them, then most DMA bits stay set (00h-filling them another time does clear them).

Maybe, during enabled transfers, ONLY the enable/busy bit is writeable?

DSi SoundExt

4004700h - DSi7 - SNDEXCNT (16bit) (can be 0000C00Fh)

```
0-3
        NITRO/DSP ratio
                                           (valid range is 0 to 8)
                                                                           (R/W)
4-12
        Unknown/Unused (0)
                                                                            (0?)
        Sound/Microphone I2S frequency (0=32.73 kHz, 1=47.61 kHz)
13
                                                                     (R or R/W)
14
        Mute status
                                                     (?=Mute WHAT?)
                                                                           (R/W)
        Enable Microphone (and Sound Output!)
15
                                                         (1=Enable)
                                                                           (R/W)
```

NITRO/DSP ratio

The DSP can generate sound output aswell, alongside the old NITRO sound mixer. The following settings configure the ratio between DSP and NITRO mixer output:

```
00h
         DSP sound 8/8, NITRO sound 0/8 (=DSP sound only)
01h
         DSP sound 7/8, NITRO sound 1/8
02h
         DSP sound 6/8, NITRO sound 2/8
03h
         DSP sound 5/8, NITRO sound 3/8
         DSP sound 4/8, NITRO sound 4/8 (=half volume for DSP and NITRO each)
04h
         DSP sound 3/8, NITRO sound 5/8
05h
06h
        DSP sound 2/8, NITRO sound 6/8
07h
         DSP sound 1/8, NITRO sound 7/8
         DSP sound 0/8, NITRO sound 8/8 (=NITRO sound only)
08h
09h..0Fh Reserved
```

Uh, what is that? Hopefully, a volume-ratio? Preferably, no time-ratio!

DSi Advanced Encryption Standard (AES)

AES I/O Ports

DSi AES I/O Ports

AES Pseudo Code

Little Endian Code (as used in DSi hardware):

DSi AES Little-Endian High Level Functions

DSi AES Little-Endian Core Function and Key Schedule

DSi AES Little-Endian Tables and Test Values

Big Endian Code (as used more commonly, in non-DSi implementations):

DSi AES Big-Endian High Level Functions

DSi AES Big-Endian Core Function and Key Schedule

DSi AES Big-Endian Tables and Test Values

Most AES values are endian-free byte-strings, so different "endianness" does just mean to reverse the byte order of the 16/24/32-byte KEYs, the 16-byte data chunks, and the 16-byte CTR/CFB/CBC/MAC registers (in some of the latter cases it's also referring to actual endiannes, eg. for CTR increments).

AES Usage in DSi

AES-CCM is used for several SD/MMC files (using a custom Nintendo-specific CCM variant; consisting of 128K-byte data blocks with 32-byte footers): DSi ES Block Encryption

AES-CTR is used for the Modcrypt areas defined in Cartridge Header, and for eMMC Boot Sectors and for eMMC MBR/Partitions.

AES Usage in DSi-Wifi

DSi Wifi is also supporting AES (and TKIP and WEP) encryption, the Wifi AES part is probably implemented via additional AES hardware in the Wifi unit?

AES Usage in DSi-Shop

DSi Shop downloads (and system updates) are using big-endian AES-CBC, this appears to require an AES software implementation because the DSi's AES hardware couldn't decrypt that AES variant.

DSi AES I/O Ports

```
4004400h - DSi7 - AES CNT (parts R/W)
       Write FIFO Count
                            (00h..10h words) (00h=Empty, 10h=Full)
                                                                              (R)
                            (00h..10h words) (00h=Empty, 10h=Full)
 5-9
       Read FIFO Count
                                                                              (R)
                            (0=No change, 1=Flush)
       Write FIFO Flush
                                                                       (N/A \text{ or } W)
                            (0=No change, 1=Flush)
 11
        Read FIFO Flush
                                                                       (N/A \text{ or } W)
 12-13 Write FIFO DMA Size (0..3 = 16,12,8,4 words) (2=Normal=8)
                                                                       (R or R/W)
 14-15 Read FIFO DMA Size (0..3 = 4,8,12,16 words) (1=Normal=8)
                                                                       (R or R/W)
 16-18 CCM MAC Size, max(4,(N*2+2)) bytes, (usually 7=16 bytes)
                                                                       (R or R/W)
       CCM Pass Associated Data to RDFIFO (0=No/Normal, 1=Yes)
                                                                      (R or R/W)
          Bit19=1 is a bit glitchy: The data should theoretically arrive in
          RDFIFO immediately after writing 4 words to WRFIFO, but actually,
          Bit19=1 seems to cause 4 words held hidden in neither FIFO. until
          the first Payload block is written (at that point, the hidden
          associated words are suddenly appearing into RDFIF0)
       CCM MAC Verify Source (0=From AES WRFIFO, 1=From AES MAC)
                                                                       (R or R/W)
 20
       CCM MAC Verify Result (0=Invalid/Busy, 1=Verified/Okay)
                                                                              (R)
 22-23 Unknown/Unused (0)
                                                                              (0)
                          (0=No change, 1=Apply key selected in Bit26-27)
 24
        Kev Select
                                                                              (W)
        Key Schedule Busy (uh, always 0=ready?) (rather sth else busy?)
                                                                              (R)
 25
                          (0..3=KEY0..KEY3, applied via Bit24)
 26-27 Key Slot
                                                                      (R or R/W)
 28-29 Mode (0=CCM/decrypt, 1=CCM/encrypt, 2=CTR, 3=Same as 2)
                                                                       (R or R/W)
       Interrupt Enable (0=Disable, 1=Enable IRQ on Transfer End) (R or R/W)
 30
                          (0=Disable/Ready, 1=Enable/Busy)
 31
        Start/Enable
                                                                            (R/W)
```

Bit31 gets cleared automatically shortly after all data (as indicated in AES_BLKCNT) is written to WRFIFO, and the IRQ is generated alongsides; the transfer isn't fully completed at that point since there may be still data (and CCM/encrypt MAC result) in RDFIFO.

4004404h - DSi7 - AES BLKCNT (W)

Specifies the transfer length, counted in 16-byte blocks.

0-15 Number of Extra associated data blocks for AES-CCM (unused for AES-CTR)

16-31 Number of Payload data blocks (0..FFFFh = 0..FFFF0h bytes)

The length values are copied to internal counter registers on transfer start (the value in AES_BLKCNT is left unchanged during/after transfer).

```
4004408h - DSi7 - AES_WRFIFO (W)
400440Ch - DSi7 - AES_RDFIFO (R)
```

0-31 Data

Writing to WRFIFO works even when AES CNT.bit31=0 (the data does then stay in WRFIFO though, and doesn't arrive in RDFIFO).

4004420h - DSi7 - AES IV (16 bytes) (W)

This contains the Initialization Vector (aka IV aka Nonce). The hardware does use that value to automatically initialize the internal CTR/CBC registers when starting encryption/decryption:

```
For AES-CTR mode: CTR[00h..0Fh] = AES_IV[00h..0Fh]
```

CBC[00h..0Fh] = not used by AES-CTR mode

For AES-CCM mode: CTR[00h..0Fh] = 00h,00h,00h,AES_IV[00h..0Bh],02h

 $CBC[00h..0Fh] = x0h,xxh,0xh,AES_IV[00h..0Bh],flg$

The initial CTR/CBC values for AES-CCM mode are following the CCM specifications, but WITHOUT encoding the "extra associated data size" in upper bytes of first block (see CCM pseudo code chapter for details).

The CTR/CBC registers are manipulated during transfer, however, the AES_IV content is kept unchanged during/after transfer.

4004430h - DSi7 - AES MAC (16 bytes) (W)

The MAC (Message Authentication Code) is an encrypted checksum, computed alongsides with the actual data encryption/decryption, and used only in AES-CCM mode. There are three ways how the DSi deals with MAC values:

```
AES-CCM Encryption: MAC is returned in AES RDFIFO after transfer
```

AES-CCM Decryption, AES_CNT.20=0: MAC written to AES_WRFIF0 after transfer

AES-CCM Decryption, AES CNT.20=1: MAC written to AES MAC before transfer

The AES_MAC register and the RDFIFO/WRFIFO blocks are always 16-byte wide; when selecting a smaller MAC size in AES_CNT, then the lower bytes of that 16-byte value are 00h-padded (eg. a 6-byte MAC would appear as 00000000h, 00000000h, xxxxx0000h, xxxxxxxxh), for ENCRYPT those 00h-bytes are returned in RDFIFO, for DECRYPT those padding bytes MUST be 00h (else the verification will fail).

The minimum MAC size is 4 bytes (trying to use 2 byte by setting AES_CNT.16-18 to 00h is producing the exact same result as when setting it to 01h, ie. 4-bytes)

```
4004440h - DSi7 - AES_KEY0 (48 bytes) (W)
4004470h - DSi7 - AES_KEY1 (48 bytes) (W)
```

```
40044A0h - DSi7 - AES_KEY2 (48 bytes) (W)

40044D0h - DSi7 - AES_KEY3 (48 bytes) (W)

Byte 00h-0Fh Normal 128bit Key ;\use either normal key,
Byte 10h-1Fh Special 128bit Key_X ; or special key_x/y
Byte 20h-2Fh Special 128bit Key_Y ;/

Writing the last word of "Key_Y" (or any of its last four bytes, ie. byte(s) 2Ch..2Fh) causes the Normal Key to be overwritten by following values:
Key = ((Key_X XOR Key_Y) + FFFEFB4E295902582A680F5F1A4F3E79h) ROL 42

After changing a key, one must (re-)apply it via AES_CNT.Bits 24,26-27.
```

DMA

The AES data would be usually transferred via two NDMA channels, one for WRFIFO, one for RDFIFO. The NDMAs should be started BEFORE setting AES_CNT.31 (else the DMA will miss the first WRFIFO data request; and DMA won't start). The DMAs 'Logical Block' sizes should match up with the block sizes selected in AES_CNT (a bigger logical block size would cause FIFO overruns/underruns, a smaller logical block size could work theoretically, but it practice it causes the DMA to hang after the first data request; apparently data requests are somewhat generated upon "empty-not-empty" transitions, rather than upon "enough data/space" status).

Reading Write-Only Values

The AES_IV register and the AES_KEY registers are fully write-able, including 8bit STRB writes; this allows to 'read' the write-only values via brute-force without any noticeable delay (ie. encrypt 16 bytes with original values, then change one byte to values 00h..FFh, and check which of those values gives same encryption result). AES_BLKCNT can be also dumped by simple counting.

Cartheader Key Request Byte

The firmware is usually destroying the AES_KEY registers before starting DSi programs. However, bits in CartHeader[1B4h] allow to "request" certain keys to be left intact.

DSi BIOS & Firmware Keys

The DSi BIOS contains several AES keys in the non-dumpable upper 32K halves; most of that keys are relocated to RAM/TCM, so they can be dumped via main memory hacks (there might be some further keys that cannot be dumped, in case they exist only in early boot stages).

DSi AES Little-Endian High Level Functions

AES-CTR (Counter)

```
if n=0
                                                                     ; encrypt
      aes crypt block(ENCRYPT,ctr,tmp)
                                                                     ; or decrypt
      littleendian(ctr)=littleendian(ctr)+1 ;increment counter
                                                                     ; message
    [dst] = [src] xor [tmp+n]
   src=src+1, dst=dst+1, len=len-1, n=(n+1) and 0Fh
                                                                     ;/
  [nc off]=n
AES-CCM (Counter with CBC-MAC)
aes ccm crypt(mode,src,dst,msg len,iv,iv len,xtra,xtra len,mac,mac len)
 if mac len<4 or mac len>16 or (mac len and 1)=1 then error
                                                                     :\limits
 if iv len<7 or iv len>13 then error
                                                                     ;/
 aes setkey(ENCRYPT, key, key size]
                                                                     ;-init key
 ctr len = 15-iv len
                                                                     ;\
  [ctr+15]=ctr len-1
                               ;bit3..7=zero ;1 byte (ctr len)
                                                                     : init ctr
  [ctr+(15-iv len)...14] = [iv+0...(iv len-1)] ;7...13 bytes (iv)
  [\text{ctr+0..}(14\text{-iv len})] = \text{littleendian}(0); 8..2 bytes (counter=0)
  [cbc+0..15]=littleendian(msg len) ;-[(iv len+1)..15]=msg len
 if [cbc+15..15-iv len]<>0 then error ;msg len overlaps iv/flags ;
  [cbc+(15-iv len)..14]=[iv+0..iv len-1]; -[1..iv len]=iv/nonce
  [cbc+15].bit7=0 ;reserved/zero ;\
                                                                      init cbc
  [cbc+15].bit6=(xtra len>0)
                                     ; [15]=flags
  [cbc+15].bit5..3=(mac len/2-1)
  [cbc+15].bit2..0=(ctr len-1)
                                     ;/
 aes crypt block(ENCRYPT,cbc,cbc)
                                         ;UPDATE CBC MAC
 if NintendoDSi then
    a=0 ; the DSi hardware doesn't support xtra len encoding at all ;
 elseif xtra len<0FF00h then
    [cbc+14..15]=[cbc+14..15] xor littleendian(xtra len), a=2
                                                                      weird
 elseif xtra len<100000000h then
                                                                     : encoding
    [cbc+14..15]=[cbc+14..15] xor littleendian(FFFEh)
                                                                     : for
    [cbc+10..13]=[cbc+10..13] xor littleendian(xtra len), a=6
                                                                     ; xtra len
 else
    [cbc+14..15]=[cbc+14..15] xor littleendian(FFFFh)
    [cbc+6..13] = [cbc+6..13] xor littleendian(xtra len), a=10
 while xtra len>0
                                                                     ;\scatter
    z=min(xtra len,16-a)
                                                                     ; cbc by
    [cbc+16-a-z..(15-a)]=[cbc+16-a-z..(15-a)] xor [xtra+0..(z-1)]
                                                                     : xtra
    aes crypt block(ENCRYPT,cbc,cbc)
                                         ;UPDATE CBC MAC
                                                                     ; (if any)
   xtra=xtra+z, xtra len=xtra len-z, a=0
 while msg len>0
   littleendian(ctr)=littleendian(ctr)+1 ;increment counter
    aes crypt block(ENCRYPT,ctr,tmp)
                                         ;CTR CRYPT
   z=min(msg len,16)
                                                                     ; encrypt
   if mode=ENCRYPT
                                                                     ; or decrypt
```

```
[cbc+(16-z)..15] = [cbc+(16-z)..15] xor [src+0..(z-1)]
                                                                   ; message
  [dst+0..(z-1)] = [src+0..(z-1)] \times [tmp+(16-z)..15]
                                                                   ; body
 if mode=DECRYPT
    [cbc+(16-z)..15] = [cbc+(16-z)..15]  xor [dst+0..(z-1)]
 aes crypt block(ENCRYPT,cbc,cbc)
                                       ;UPDATE CBC MAC
 src=src+z, dst=dst+z, msg len=msg len-z
[ctr+0..(14-iv len)]=littleendian(0) ;reset counter=0
aes crypt block(ENCRYPT,ctr,tmp)
                                       ;CTR CRYPT
                                                                   ; message
[cbc+0..15] = [cbc+0..15] \times or [tmp+0..15]
                                                                   : auth code
z=mac len
                                                                   : (mac)
IF mode=ENCRYPT then [mac+0..(z-1)] = [cbc+(16-z)..15]
IF mode=DECRYPT and [mac+0...(z-1)] <> [cbc+(16-z)...15] then error:/
```

Below are some other AES variants (just for curiosity - those variants aren't used in DSi):

AES-CBC (Cipher-block chaining)

```
aes crypt cbc(mode,src,dst,len,iv)
 aes setkey(mode,key,key size]
                                                                     ;-init key
  [cbc+0...15] = [iv+0...15]
                                                                     ;-init cbc
 if (len AND 0Fh)>0 then error
 while len>0
                                                                     ;\
   if mode=ENCRYPT
      [dst+0..15] = [src+0..15] xor [cbc+0..15]
      aes crypt block(mode,dst,dst)
                                                                     ; encrypt
      [cbc+0...15] = [dst+0...15]
                                                                     ; or decrypt
   if mode=DECRYPT
                                                                      ; message
      [tmp+0..15] = [src+0..15]
      aes crypt block(mode,src,dst)
      [dst+0..15] = [dst+0..15] xor [cbc+0..15]
      [cbc+0..15] = [tmp+0..15]
    src=src+16, dst=dst+16, len=len-16
```

AES-CFB128 (Cipher feedback on 128bits, aka 16 bytes)

```
aes crypt cfb128(mode,src,dst,len,iv off,iv)
 aes setkey(ENCRYPT,key,key size]
                                                                     ;-init key
 [cfb+0..15] = [iv+0..15]
                                                                     :-init cfb
 n=[iv off]
 while len>0
                                                                     ;\
   if n=0 then aes crypt block(ENCRYPT,cfb,cfb)
                                                                     ; encrypt
   if mode=DECRYPT then c=[src], [dst]=c xor [cfb+n], [cfb+n]=c
                                                                     ; or decrypt
   if mode=ENCRYPT then c=[cfb+n] xor [src], [cfb+n]=c, [dst]=c
                                                                     ; message
    src=src+1, dst=dst+1, len=len-1, n=(n+1) and 0Fh
                                                                     ;/
  [iv off]=n
```

AES-CFB8 (Cipher feedback on 8bits, aka 1 byte, very inefficient)

```
aes crypt cfb8(mode.src.dst.len.iv)
  aes setkey(ENCRYPT, key, key size)
                                                                       ;-init key
  [cfb+0...15] = [iv+0...15]
                                                                       ;-init cfb
  n=[iv off]
  while len>0
    aes crypt block(ENCRYPT,cfb,tmp)
    [cfb+1..15] = [cfb+0..14] ; shift with 8-bit step
                                                                       ; encrypt
    if mode=DECRYPT then [cfb+0] = [src+(n xor 0Fh)]
                                                                       ; or decrypt
    [dst+(n \times or 0Fh)] = [src+(n \times or 0Fh)] \times or [tmp+15]; shift-in; message
    if mode=ENCRYPT then [cfb+0] = [dst+(n xor 0Fh)]
    len=len-1, n=n+1
  [iv off]=n
```

AES-ECB (Electronic codebook, very basic, very insecure)

```
aes_crypt_ecb(mode,src,dst,len)
aes_setkey(mode,key,key_size] ;-init key
if (len AND 0Fh)>0 then error
while len>0 ;\encrypt
aes_crypt_block(mode,src,dst) ; or decrypt
src=src+16, dst=dst+16, len=len-16 ;/message
```

DSi AES Little-Endian Core Function and Key Schedule

```
aes crvpt block(mode.src.dst):
Y0 = RK[0] \times or [src+00h]
 Y1 = RK[1] \times r[src+04h]
 Y2 = RK[2] \times [src+08h]
 Y3 = RK[3] \times r[src+0Ch]
 :below code depending on mode:
                                    <---ENCRYPT---> -or- <---DECRYPT--->
 for i=1 to nr-1
   XΘ
            = RK[i*4+0] \times scatter32(FT,Y1,Y2,Y3,Y0)
                                                                   (RT, Y3, Y2, Y1, Y0)
                                                            -or-
            = RK[i*4+1] xor scatter32(FT.Y2.Y3.Y0.Y1)
   X1
                                                            -or- (RT, Y0, Y3, Y2, Y1)
   X2
            = RK[i*4+2] \times scatter32(FT, Y3, Y0, Y1, Y2)
                                                            -or- (RT,Y1,Y0,Y3,Y2)
            = RK[i*4+3] \times scatter32(FT, Y0, Y1, Y2, Y3)
                                                                   (RT, Y2, Y1, Y0, Y3)
                                                            -or-
   Y0=X0, Y1=X1, Y2=X2, Y3=X3
 [dst+00h] = RK[nr*4+0] \times or scatter8(FSb,Y1,Y2,Y3,Y0) - or-
                                                                   (RSb, Y3, Y2, Y1, Y0)
 [dst+04h] = RK[nr*4+1] \times or scatter8(FSb, Y2, Y3, Y0, Y1) - or-
                                                                   (RSb, Y0, Y3, Y2, Y1)
 [dst+08h] = RK[nr*4+2] \times or scatter8(FSb, Y3, Y0, Y1, Y2) - or-
                                                                   (RSb, Y1, Y0, Y3, Y2)
 [dst+0Ch] = RK[nr*4+3]  xor scatter8(FSb,Y0,Y1,Y2,Y3) -or-
                                                                   (RSb, Y2, Y1, Y0, Y3)
```

```
scatter32(TAB,a,b,c,d):
                                      scatter8(TAB,a,b,c,d):
         (TAB[a.bit0..7] ror 24)
                                       w.bit0..7 = TAB[a.bit0..7]
w=w \times (TAB[b.bit8...15] \text{ ror } 16)
                                       w.bit8..15 = TAB[b.bit8..15]
w=w \times (TAB[c.bit16..23] \text{ ror } 8)
                                       w.bit16..23 = TAB[c.bit16..23]
w=w \times (TAB[d.bit24..31])
                                       w.bit24..31 = TAB[d.bit24..31]
return w
                                       return w
aes setkey(mode,key,keysize): ;out: RK[0..43/51/59], nr=10/12/14
aes generate tables :<-- unless tables are already initialized
if keysize<>128 and keysize<>192 and keysize<>256 then error ; size in bits
rc=01h, j=0, jj=keysize/32, nr=ii+6
                                       :ii=4.6.8
for i=0 to (nr+1)*4-1
                                        ;nr=10,12,14
                                                        ; copy 16/24/32-byte key
  if i<jj then w=[key+(jj-1-i)*4+0...3]
                                                        ; to RK[0..3/5/7]
   else w=w xor RK[(i-jj) xor 3]
                                                        : and, make
                                                         RK[4/6/8..43/51/59]
  RK[i \times 3] = w, j = j+1
  if j=jj then
    w=w ror 8, w=scatter8(FSb,w,w,w,w) xor (rc shl 24)
     j=0, rc=rc*2, if rc>0FFh then rc=rc xor 11Bh
  if j=4 and jj=8 then w=scatter8(FSb,w,w,w,w)
                                                        ;/
if mode=DECRYPT then
  for i=0 to nr/2-1
                         ;swap entries (except middle one)
     for i=0 to 3
       W=RK[i*4+i], V=RK[nr*4-i*4+i]
       RK[i*4+i]=v, RK[nr*4-i*4+i]=w
                         ;modify entries (except RK[0..3] and RK[nr*4+0..3])
   for i=4 to nr*4-1
     w=RK[i], w=scatter8(FSb,w,w,w,w), RK[i]=scatter32(RT,w,w,w,w)
```

DSi AES Little-Endian Tables and Test Values

```
w=00000000h, x=RSb[i]
  if x <> 00h then ; ie. not at i=63h
    w=w+pow[(log[x]+log[0Eh]) mod 00FFh]*1000000h
    w=w+pow[(log[x]+log[09h]) mod 00FFh]*10000h
    w=w+pow[(log[x]+log[0Dh]) mod 00FFh]*100h
    w=w+pow[(log[x]+log[0Bh]) mod 00FFh]*1h
  RT[i]=w
aes generate tables results:
pow[00h..FFh] = 01,03,05,0F,11,...,C7,52,F6,01
                                                  :pow :\needed temporarily
log[00h..Ffh] = 00, FF, 19, 01, 32, ..., C0, F7, 70, 07
                                                  :log :/for table creation
FSb[00h..FFh] = 63,7C,77,7B,F2,...,B0,54,BB,16
                                                  :Forward S-box
RSb[00h..FFh] = 52.09.6A.D5.30....55.21.0C.7D
                                                  :Reverse S-box
FT[00h..FFh] = C66363A5, F87C7C84, ..., 2C16163A
                                                  :Forward Table
RT[00h..Ffh] = 51F4A750,7E416553,...,D0B85742
                                                  :Reverse Table
aes setkey results:
key = "AES-Test-Key-Str-1234567-Abcdefg" ;use only 1st bytes for 128/192bit
128bit ENCRYPT --> RK[0..9..30..43] = 2D534541..2783080F..93AF7DF0..827EE10D
192bit ENCRYPT --> RK[0..9..30..51] = 79654B2D..9708FA95..2529372B..C66C19FA
256bit ENCRYPT --> RK[0..9..30..59] = 3332312D..DF5C92A5..74174E2E..3C8ADAE6
128bit DECRYPT --> RK[0..9..30..43] = AEABCD4D..ECD33F19..8C87B246..7274532D
192bit DECRYPT --> RK[0..9..30..51] = AFA9796F..72A3EFE5..455646C7..37363534
256bit DECRYPT --> RK[0..9..30..59] = 0ED52830..4601F929..415A7D65..67666564
aes crypt results:
[key+0..15]
                = "AES-Test-Key-Str-1234567-Abcdefg"
 [iv+0..15]
                = "Nonce/InitVector"
                = "Extra-Associated-Data" :\for CCM
 [xtra+0..20]
iv len=12, mac len=16, xtra len=xx
                                            ;/
                [dta+0..113Fh] = "Unencrypted-Data", 190h x "TestPadding"
Unencrypted:
AES-ECB:
                [dta+0..113Fh] = 20,24,73,88,...,44,A8,D6,A8 ;
AES-CBC:
                [dta+0..113Fh] = A4,6F,7A,F2,...,58,C9,02,B4
AES-CFB128:
                [dta+0..113Fh] = 20.C6.DB.35....9A.83.7F.DB
                                                             : kevsize=128
                [dta+0..113Fh] = 55,C7,75,1C,...,24,6E,A6,D1
AES-CFB8:
                [dta+0..113Fh] = 20,C6,DB,35,...,AB,09,0C,75
AES-CTR:
                [dta+0..113Fh] = C8,37,D7,F1,...,7B,EF,FC,12
AES-CCM:
AES-CCM (ori): [mac+0..0Fh]
                               = xx, xx, xx, xx, ..., xx, xx, xx, xx;
                               = xx, xx, xx, xx, ..., xx, xx, xx, xx;/
AES-CCM (DSi): [mac+0..0Fh]
AES-ECB:
                [dta+0..113Fh] = CC,B6,4D,17,...,D3,56,3E,64 ;-keysize=192
                [dta+0..113Fh] = A9,A9,9B,3E,...,8A,C6,13,A1 ;-keysize=256
AES-ECB:
```

DSi AES Big-Endian High Level Functions

```
AES-CTR (Counter)
aes crypt ctr(src,dst,len,nc off,iv)
  aes setkey(ENCRYPT, key, key size)
                                                                        ;-init key
  [ctr+0...15] = [iv+0...15]
                                                                        ;-init ctr
  n=[nc off]
  while len>0
                 code is 100% same for ENCRYPT and DECRYPT
    if n=0
                                                                         ; encrypt
                                                                        ; or decrypt
      aes crypt block(ENCRYPT,ctr,tmp)
      bigendian(ctr)=bigendian(ctr)+1
                                             :increment counter
                                                                          message
    [dst] = [src] xor [tmp+n]
    src=src+1, dst=dst+1, len=len-1, n=(n+1) and 0Fh
  [nc off]=n
AES-CCM (Counter with CBC-MAC)
aes ccm crypt(mode,src,dst,msg len,iv,iv len,xtra,xtra len,mac,mac len)
  if mac len<4 or mac len>16 or (mac len and 1)=1 then error
                                                                         ;\limits
  if iv len<7 or iv len>13 then error
                                                                         ;/
  aes setkey(ENCRYPT,key,key size]
                                                                         ;-init key
  ctr len = 15-iv len
  [ctr+0]=ctr len-1
                         ;bit3..7=zero ;1 byte (ctr len)
                                                                        ; init ctr
  [\operatorname{ctr}+1...\operatorname{iv} \overline{\operatorname{len}}] = [\operatorname{iv}+0...(\operatorname{iv} \operatorname{len}-1)]; 7...13 bytes (iv)
  [ctr+(iv len+1)..15]=bigendian(0)
                                           ;8..2 bytes (counter=0)
  [cbc+0..15]=bigendian(msg len) ;-[(iv len+1)..15]=msg len
  if [cbc+0..iv len]<>0 then error ;errif msg len overlaps iv/flags;
  [cbc+1..iv len]=[iv+0..iv len-1] ;-[1..iv len]=iv (aka nonce)
  [cbc+0].bit7=0 ;reserved/zero
                                                                          init cbc
                                      ; [0]=flags
  [cbc+0].bit6=(xtra len>0)
  [cbc+0].bit5...3=(mac len/2-1)
  [cbc+0].bit2..0=(ctr len-1)
                                      ;/
  aes crypt block(ENCRYPT,cbc,cbc)
                                           ;UPDATE CBC MAC
  if NintendoDSi then
    a=0 ; the DSi hardware doesn't support xtra len encoding at all
  elseif xtra len<0FF00h then
    [cbc+0..1]=[cbc+0..1] xor bigendian(xtra len), a=2
                                                                         : weird
  elseif xtra len<100000000h then
                                                                         ; encoding
    [cbc+0..1]=[cbc+0..1] xor bigendian(FFFEh)
                                                                         ; for
    [cbc+2..5]=[cbc+2..5] xor bigendian(xtra len), a=6
                                                                         ; xtra len
  else
    [cbc+0..1]=[cbc+0..1] xor bigendian(FFFFh)
    [cbc+2..9]=[cbc+2..9] xor bigendian(xtra len), a=10
  while xtra len>0
                                                                         ;\scatter
```

```
z=min(xtra len,16-a)
                                                                    ; cbc by
  [cbc+a..(a+z-1)]=[cbc+a..(a+z-1)] xor [xtra+0..(z-1)]
                                                                    ; xtra
  aes crypt block(ENCRYPT,cbc,cbc)
                                                                    ; (if any)
                                        ;UPDATE CBC MAC
  xtra=xtra+z, xtra len=xtra len-z, a=0
                                                                    ;/
while msg len>0
                                                                    ;\
  bigendian(ctr)=bigendian(ctr)+1
                                        ;increment counter
  aes crypt block(ENCRYPT,ctr,tmp)
                                        ;CTR CRYPT
  z=min(msq len,16)
                                                                    ; encrypt
  if mode=ENCRYPT
                                                                    ; or decrypt
    [cbc+0..(z-1)] = [cbc+0..(z-1)]  xor [src+0..(z-1)]
                                                                    ; message
  [dst+0..(z-1)] = [src+0..(z-1)] \times or [tmp+0..(z-1)]
                                                                      body
  if mode=DECRYPT
    [cbc+0..(z-1)] = [cbc+0..(z-1)] \times or [dst+0..(z-1)]
  aes crypt block(ENCRYPT,cbc,cbc)
                                        ;UPDATE CBC MAC
  src=src+z, dst=dst+z, msg len=msg len-z
[ctr+(iv len+1)..15]=bigendian(0)
                                        ;reset counter=0
aes crypt block(ENCRYPT,ctr,tmp)
                                        ;CTR CRYPT
                                                                    ; message
[cbc+0..15] = [cbc+0..15] \times or [tmp+0..15]
                                                                    ; auth code
z=mac len
                                                                    ; (mac)
IF mode=ENCRYPT then [mac+0..(z-1)] = [cbc+0..(z-1)]
IF mode=DECRYPT and [mac+0..(z-1)] \Leftrightarrow [cbc+0..(z-1)] then error ;/
```

Below are some other AES variants (just for curiosity - those variants aren't used in DSi):

AES-CBC (Cipher-block chaining)

```
aes crypt cbc(mode,src,dst,len,iv)
 aes setkey(mode,key,key size]
                                                                      ;-init key
  [cbc+0...15] = [iv+0...15]
                                                                      :-init cbc
 if (len AND 0Fh)>0 then error
 while len>0
                                                                      ;\
    if mode=ENCRYPT
      [dst+0..15] = [src+0..15] xor [cbc+0..15]
      aes crypt block(mode,dst,dst)
                                                                      ; encrypt
      [cbc+0..15] = [dst+0..15]
                                                                      ; or decrypt
   if mode=DECRYPT
                                                                      ; message
      [tmp+0..15] = [src+0..15]
     aes crypt block(mode,src,dst)
      [dst+0..15] = [dst+0..15] \times [cbc+0..15]
      [cbc+0..15] = [tmp+0..15]
   src=src+16, dst=dst+16, len=len-16
```

AES-CFB128 (Cipher feedback on 128bits, aka 16 bytes)

aes crypt cfb128(mode,src,dst,len,iv off,iv)

```
aes setkey(ENCRYPT,key,key size]
                                                                     ;-init key
  [cfb+0..15] = [iv+0..15]
                                                                     ;-init cfb
 n=[iv off]
 while len>0
   if n=0 then aes crypt block(ENCRYPT,cfb,cfb)
                                                                     ; encrypt
   if mode=DECRYPT then c=[src], [dst]=c xor [cfb+n], [cfb+n]=c
                                                                     ; or decrypt
   if mode=ENCRYPT then c=[cfb+n] xor [src], [cfb+n]=c, [dst]=c
                                                                     ; message
    src=src+1, dst=dst+1, len=len-1, n=(n+1) and 0Fh
  [iv off]=n
AES-CFB8 (Cipher feedback on 8bits, aka 1 byte, very inefficient)
aes crypt cfb8(mode,src,dst,len,iv)
 aes setkey(ENCRYPT,key,key size]
                                                                     :-init kev
  [cfb+0..15] = [iv+0..15]
                                                                     ;-init cfb
 while len>0
                                                                     ;\
    aes crypt block(ENCRYPT,cfb,tmp)
    [cfb+0..14] = [cfb+1..15] ; shift with 8-bit step
                                                                     ; encrypt
   if mode=DECRYPT then [cfb+15] = [src]
                                                                     ; or decrypt
    [dst] = [src] xor [tmp+0] ;shift-in new 8-bits
                                                                     ; message
   if mode=ENCRYPT then [cfb+15] = [dst]
   src=src+1, dst=dst+1, len=len-1
                                                                     ;/
AES-ECB (Electronic codebook, very basic, very insecure)
aes crypt ecb(mode,src,dst,len)
 aes setkey(mode,key,key size]
                                                                     ;-init key
 if (len AND 0Fh)>0 then error
 while len>0
                                                                     ;\encrypt
    aes crypt block(mode,src,dst)
                                                                     ; or decrypt
   src=src+16, dst=dst+16, len=len-16
                                                                     ;/message
```

DSi AES Big-Endian Core Function and Key Schedule

```
(RT, Y2, Y1, Y0, Y3)
  X2
           = RK[i*4+2] \times or scatter32(FT,Y2,Y3,Y0,Y1) - or-
           = RK[i*4+3] xor scatter32(FT,Y3,Y0,Y1,Y2)
                                                               (RT, Y3, Y2, Y1, Y0)
                                                        -or-
  Y0=X0, Y1=X1, Y2=X2, Y3=X3
 [dst+00h] = RK[nr*4+0] \text{ xor scatter8}(FSb,Y0,Y1,Y2,Y3) -or-
                                                               (RSb, Y0, Y3, Y2, Y1)
 [dst+04h] = RK[nr*4+1] \times or scatter8(FSb,Y1,Y2,Y3,Y0) - or-
                                                               (RSb, Y1, Y0, Y3, Y2)
 [dst+08h] = RK[nr*4+2] \times or scatter8(FSb, Y2, Y3, Y0, Y1) - or-
                                                               (RSb, Y2, Y1, Y0, Y3)
 [dst+0Ch] = RK[nr*4+3] \times or scatter8(FSb,Y3,Y0,Y1,Y2) - or-
                                                               (RSb, Y3, Y2, Y1, Y0)
scatter32(TAB,a,b,c,d):
                                       scatter8(TAB,a,b,c,d):
         (TAB[a.bit0..71)
                                       w.bit0..7 = TAB[a.bit0..7]
                                       w.bit8...15 = TAB[b.bit8...15]
w=w xor (TAB[b.bit8..15] rol 8)
w=w xor (TAB[c.bit16..23] rol 16)
                                       w.bit16..23 = TAB[c.bit16..23]
w=w xor (TAB[d.bit24..31] rol 24)
                                       w.bit24..31 = TAB[d.bit24..31]
return w
                                        return w
aes setkey(mode, key, keysize): ;out: RK[0..43/51/59], nr=10/12/14
aes generate tables ;<-- unless tables are already initialized
if keysize<>128 and keysize<>192 and keysize<>256 then error ;size in bits
rc=01h, j=0, jj=keysize/32, nr=jj+6; jj=4,6,8
for i=0 to (nr+1)*4-1
                                         ;nr=10,12,14
                                                        ; copy 16/24/32-byte key
   if i < jj then w = [key + i*4 + 0...3]
                                                         ; to RK[0..3/5/7]
  else w=w xor RK[i-ji]
                                                         ; and, make
  RK[i]=w, j=j+1
                                                          RK[4/6/8..43/51/59]
  if i=ii then
    w=w ror 8, w=scatter8(FSb,w,w,w,w) xor rc
     i=0, rc=rc*2, if rc>0FFh then rc=rc xor 11Bh
  if j=4 and jj=8 then w=scatter8(FSb,w,w,w,w)
                                                         ;/
if mode=DECRYPT then
   for i=0 to nr/2-1
                          ;swap entries (except middle one)
     for i=0 to 3
       W=RK[i*4+j], V=RK[nr*4-i*4+j]
       RK[i*4+j]=v, RK[nr*4-i*4+j]=w
                         ;modify entries (except RK[0..3] and RK[nr*4+0..3])
   for i=4 to nr*4-1
     w=RK[i], w=scatter8(FSb,w,w,w,w), RK[i]=scatter32(RT,w,w,w,w)
```

DSi AES Big-Endian Tables and Test Values

```
x=pow[0FFh-log[i]]
  x=x xor (x rol 1) xor (x rol 2) xor (x rol 3) xor (x rol 4) xor 63h
  if i=0 then x=63h
  FSb[i]=x, RSb[x]=i
for i=0 to 0FFh
                               ;generate the forward and reverse tables...
  x=FSb[i]*2, if x>0FFh then x=x xor 11Bh
  FT[i]=(FSb[i]*01010100h) xor (x*01000001h)
  w=000000000h, x=RSb[i]
  if x <> 00h then :ie. not at i=63h
    w=w+pow[(log[x]+log[0Eh]) mod 00FFh]*1h
    w=w+pow[(log[x]+log[09h]) mod 00FFh]*100h
    w=w+pow[(log[x]+log[0Dh]) mod 00FFh]*10000h
    w=w+pow[(log[x]+log[0Bh]) mod 00FFh]*1000000h
  RT[i]=w
aes generate tables results:
 pow[00h..FFh] = 01,03,05,0F,11,...,C7,52,F6,01
                                                  :pow :\needed temporarily
log[00h..FFh] = 00, FF, 19, 01, 32, ..., C0, F7, 70, 07
                                                  :log :/for table creation
FSb[00h..FFh] = 63,7C,77,7B,F2,...,B0,54,BB,16
                                                  :Forward S-box
RSb[00h..FFh] = 52,09,6A,D5,30,...,55,21,0C,7D
                                                  ;Reverse S-box
FT[00h..FFh] = A56363C6,847C7CF8,...,3A16162C
                                                  ;Forward Table
RT[00h..FFh] = 50A7F451,5365417E,...,4257B8D0
                                                  ;Reverse Table
aes setkey results:
key = "AES-Test-Key-Str-1234567-Abcdefg" ;use only 1st bytes for 128/192bit
128bit ENCRYPT --> RK[0..9..30..43] = 2D534541..ED0DC6FA..43DAC81C..0F5026BB
192bit ENCRYPT --> RK[0..9..30..51] = 2D534541..4AAB3D82..29CA38D2..CA4DFE3B
256bit ENCRYPT --> RK[0..9..30..59] = 2D534541..1AA51359..CCB886C8..88956C9C
128bit DECRYPT --> RK[0..9..30..43] = F653079B..47DD8A1C..1C2070A7..7274532D
192bit DECRYPT --> RK[0..9..30..51] = 3CEC6AFF..C4F96B6F..AE36B4AE..7274532D
256bit DECRYPT --> RK[0..9..30..59] = DE7ADCD9..8C559ADD..067A387E..7274532D
aes crypt results:
 [kev+0..15]
                = "AES-Test-Key-Str-1234567-Abcdefg"
 [iv+0..15]
                = "Nonce/InitVector"
                = "Extra-Associated-Data" ;\for CCM
 [xtra+0..20]
                                           ;/
iv len=12, mac len=16, xtra len=21
Unencrypted:
                [dta+0..113Fh] = "Unencrypted-Data", 190h x "TestPadding"
                [dta+0..113Fh] = 5F,BD,04,DB,..,E4,07,F4,B6 ;
AES-ECB:
AES-CBC:
                [dta+0..113Fh] = OB, BB, 53, FA, ..., DD, 28, 6D, AE;
                [dta+0..113Fh] = F4,75,4F,0E,...,73,B5,D7,E7 ; keysize=128
AES-CFB128:
                [dta+0..113Fh] = F4,10,6A,83,...,BF,1B,16,3E;
AES-CFB8:
AES-CTR:
                [dta+0..113Fh] = F4,75,4F,0E,...,04,DF,EB,BA;
AES-CCM:
                [dta+0..113Fh] = FD, 1A, 6D, 98, ..., EE, FD, 68, F6;
```

DSi ES Block Encryption

ES Block Encryption, for lack of a better name, is a Nintendo DSi specific data encryption method. It's used for some SD/MMC files:

```
FAT16:\sys\dev.kp
FAT16:\ticket\000300tt\4ggggggg.tik (tickets)
SD Card: .bin files (aka Tad Files)
twl-*.der files (within the "verdata" NARC file)
```

Block Layout

```
00000h
           BLKLEN
                    Data Block
                                    (AES-CCM encrypted)
BLKLEN+00h 10h
                    Data Checksum
                                    (AES-CCM MAC value on above Data)
BLKLEN+10h 1
                    Fixed 3Ah
                                    (AES-CTR encrypted)
BLKLEN+11h 0Ch
                                    (unencrypted)
                    Nonce
                    BLKLEN.bit16-23 (AES-CTR encrypted)
BLKLEN+1Dh 1
                    BLKLEN.bit8-15 (AES-CTR encrypted)
BLKLEN+1Eh 1
BLKLEN+1Fh 1
                    BLKLEN.bit0-7
                                    (AES-CTR encrypted)
```

BLKLEN can be max 20000h. If the Data is bigger than 128Kbytes, then it's split into multiple block(s) with BLKLEN=20000h (the last block can have smaller BLKLEN).

Data Block Encryption/Decryption (AES-CCM)

```
IV[00h..0Bh]=[BLKLEN+11h..1Ch] ;Nonce
IV[0Ch..0Fh]=Don't care (not used for CCM)
With that IV value, apply AES-CCM on the Data Block:
00000h BLKLEN Data Block (AES-CCM)
```

Observe that some DSi files have odd BLKLEN values, so you may need to append padding bytes to the Data Block (the DSi hardware requires full 16-byte chunks for encryption/decryption).

Data Block Padding (16-byte alignment)

For encryption, it's simple: Just append 00h byte(s) as padding value.

For decryption, it's more complicated: The padding values should be ENCRYPTED 00h-bytes (required to get the same MAC result as for encryption). If you don't want to verify the MAC, then you could append whatever dummy bytes. If you want to verify the MAC, then you could pre-calculate the padding values as so:

```
IV[00h..02h]=BLKLEN/10h+1 ;CTR value for last 16-byte block IV[03h..0Eh]=[BLKLEN+11h..1Ch] ;Nonce
```

```
IV[0Fh]=02h ;Indicate 3-byte wide CTR (fixed on DSi)
```

Then, use AES-CTR (not CCM) to encrypt sixteen 00h-bytes, the last byte(s) of the result can be then used as padding value(s). The padding values should be pre-calculated BEFORE starting the CCM decryption (the DSi hardware allows only one AES task at once, so they cannot be calculated via AES-CTR when AES-CCM decryption is in progress).

Verifying the Footer values (AES-CTR)

```
This step is needed only for verification purposes (encryption tools should create these values, but decryption tools may or may not verify them).
  IV[00h]=00h
                                    :Zero
  IV[01h..0Ch] = [BLKLEN+11h..1Ch]; Nonce
  IV[0Dh..0Fh]=00h,00h,00h
                                    :Zero
With that IV value (and same Key as for AES-CCM), apply AES-CTR on the last 16 bytes of the block:
                                          (AES-CTR encrypted)
  BLKLEN+10h 1
                        Fixed 3Ah
                                          (unencrypted)
  BLKLEN+11h 0Ch
                        Nonce
                        BLKLEN.bit16-23 (AES-CTR encrypted)
  BLKLEN+1Dh 1
                        BLKLEN.bit8-15 (AES-CTR encrypted)
  BLKLEN+1Eh 1
                        BLKLEN.bit0-7 (AES-CTR encrypted)
  BLKLEN+1Fh 1
AES-CTR is XORing the data stream (encrypted bytes will turn into unencrypted bytes, and vice-versa), so the result would look as so:
                                         (unencrypted)
  BLKLEN+10h 1
                        Fixed 3Ah
                                                               (to be verified)
                                          (AES-CTR encrypted) (useless/garbage)
  BLKLEN+11h 0Ch
                        Nonce
                        BLKLEN.bit16-23 (unencrypted)
  BLKLEN+1Dh 1
                                                               (to be verified)
  BLKLEN+1Eh 1
                        BLKLEN.bit8-15 (unencrypted)
                                                               (to be verified)
  BLKLEN+1Fh 1
                        BLKLEN.bit0-7
                                         (unencrypted)
                                                               (to be verified)
Mind that BLKLEN can be odd, so data at BLKLEN+00h..1Fh isn't necessarily located at 4-byte aligned addresses.
```

DSi Cartridge Header

Old NDS Header Entries

The first 180h bytes of the DSi Header are essentially same as on NDS:

DS Cartridge Header

New/changed entries in DSi carts are:

```
Unitcode (00h=NDS, 02h=NDS+DSi, 03h=DSi) (bit1=DSi)
012h 1
         NDS: Reserved / DSi: Flags (03h=Normal, 0Bh=Sys, 0Fh=Debug/Sys)
01Ch 1
            bit0 Has TWL-Exclusive Region
                                               :MUST be 1 for DSi titles?
           bit1 Modcrypted (0=No, 1=Yes, see [220h..22Fh])
           bit2 Modcrypt key select (0=Retail, 1=Debug)
           bit3 Disable Debug ?
         NDS: Region / DSi: Unknown (00h=Normal, 01h=System Settings)
01Dh 1
         Icon/Title offset (same as NDS, but with new extra entries)
068h 4
         Total Used ROM size, EXCLUDING DSi area
080h 4
088h 4
         NDS: Reserved / ARM9 Parameters Table Offset ??? ;base=[028h]
```

```
08Ch 4
            NDS: Reserved / ARM7 Parameters Table Offset ??? ;base=[038h]
 090h 2
            NDS: Reserved / NTR ROM Region End/80000h
                                                        ;\usually both same
 092h 2
            NDS: Reserved / TWL ROM Region Start/80000h ;/(zero for DSiware)
NDS carts (that don't use DSi features, but are manufactured after DSi release) contains these extra entries:
            Unitcode (must be 00h for non-DSi carts)
 (012h)1
            Changed ARM9/ARM7 areas (DSi-in-NDS-mode more restricted than NDS)
 (020h)16
 088h 4
            Unknown (B8h,4Bh,00h,00h) (similar as in DSi carts)
            Flags (40h=RSA+TwoHMACs, 60h=RSA+ThreeHMACs)
 1BFh 1
 33Ch 14
           HMAC for Icon/Title (only if [1BFh]=60h)
                                                           :as Whitelist Phase 3
           HMAC for 160h-byte header and ARM9+ARM7 areas ;as Whitelist Phase 1
 378h 14
           HMAC for OverlayARM9+NitroFAT (zero if no overlay)
 38Ch 14
                                                                     :as Phase 2
 F80h 128 RSA signature
```

All other entries at 160h. FFFh are zerofilled in non-DSi carts.

Changed ARM9/ARM7 areas (and new ARM9i/ARM7i areas)

NDS allowed ARM9 or ARM7 to occupy about 3.8MB of main RAM. On DSi this is restricted to 2.5MB for ARM9 and 0.25MB for ARM7, ie. 2.75MB in total, this restriction applies even in NDS-mode, thus making DSi not fully backwards compatible with NDS games (officially licensed NDS titles hopefully don't conflict with that new restriction). In DSi mode, one can additionally load 2.5MB for ARM9i and 1MB for ARM7i, ie. 6.25MB in total for all four areas. The DSi loading is a bit complicated, the areas are first loaded to DEDICATED areas:

```
ARM9 2004000h..227FFFFh (siz=27C000h) (for NDS mode: 2000000h and up)
ARM7 2380000h..23BFFFFh (siz=40000h)
ARM9i 2400000h..267FFFFh (siz=280000h)
ARM7i 2E80000h..2F87FFFh (siz=108000h)
```

If the cart header does match with those DEDICATED areas then the data is left in place, otherwise it gets relocated to GENERAL areas (shortly before jumping to the entrypoint). The GENERAL areas are allowed to be:

```
Main 2000000h..2FFC000h (excluding bootstrap at 23FEE00h..23FF000h) WRAM 3000000h..380F000h (excluding bootstrap at 3FFF600h..3FFF800h)
```

The GENERAL areas may not overlap with another DEDICATED area (eg. ARM7 cannot be relocated to the ARM9+ARM9i+ARM7i areas). Concerning the 16K at 2000000h..2003FFFh: ARM7+ARM9i+ARM7i aren't allow to use that, but ARM9 seems to be relocatable to that address (usually that shouldn't be done as it would destroy some DSi system variables).

ARM9i+ARM7i areas can have "Size" and "ROM offset" set to zero (but still need to have a valid nonzero "RAM Load address").

ARM9/ARM7 entrypoints MUST be within ARM9/ARM7 area respectively (NDS allowed entrypoints being anywhere).

New DSi Header Entries

```
180h 20 Global MBK1..MBK5 Setting, WRAM Slots
194h 12 Local ARM9 MBK6..MBK8 Setting, WRAM Areas
1A0h 12 Local ARM7 MBK6..MBK8 Setting, WRAM Areas
1ACh 3 Global MBK9 Setting, WRAM Slot Write Protect
1AFh 1 Global WRAMCNT Setting (usually 03h) (FCh/00h in SysMenu/Settings)
1B0h 4 Region flags (bit0=JPN, bit1=USA, bit2=EUR, bit3=AUS, bit4=CHN, bit5=KOR, bit6-31=Reserved) (FFFFFFFFh=Region Free)
```

```
1B4h 4
          Access control (AES Key Select)
            bit0 Common Client Key ;want 380F000h=3FFC600h+00h "common key"
            bit1 AES Slot B ;380F010h=3FFC400h+180h and KEY1=unchanged
            bit2 AES Slot C ;380F020h=3FFC400h+190h and KEY2.Y=3FFC400h+1A0h
            bit3 SD Card
                                     ;want Device I
            bit4 NAND Access
                                     ;want Device A-H and KEY3=intact
            bit5 Game Card Power On
                                                     ;tested with bit8
            bit6 Shared2 File
                                                      ;used... but WHAT for?
            bit7 Sign JPEG For Launcher (AES Slot B):select 1 of 2 ipeg keys?
            bit8 Game Card NTR Mode
                                                     ;tested with bit5
            bit9 SSL Client Cert (AES Slot A) ;KEY0=3FFC600h+30h (twl-*.der)
            bit10 Sian JPEG For User (AES Slot B) :\
            bit11 Photo Read Access
                                                   ; seems to be unused
            bit12 Photo Write Access ; (and, usually ZERO,
            bit13 SD Card Read Access ; even if the stuff is bit14 SD Card Write Access ; accessed) bit15 Game Card Save Read Access ; (bit11 set in flipnote)
            bit16 Game Card Save Write Access
                                                   ;/
            bit31 Debugger Common Client Key ;want 380F000h=3FFC600h+10h
          ARM7 SCFG EXT7 setting (bit0,1,2,10,18,31)
1B8h 4
          Reserved/\overline{f}lags? (zerofilled)
1BCh 3
          Flags (usually 01h) (DSiware Browser: 0Bh)
1BFh 1
            bit0: TSC Touchscreen/Sound Controller Mode (0=NDS, 1=DSi)
            bit1: Require EULA Agreement
            bit2: Custom Icon (0=No/Normal, 1=Use banner.sav)
            bit3: Show Nintendo Wi-Fi Connection icon in Launcher
            bit4: Show DS Wireless icon in Launcher
            bit5: NDS cart with icon SHA1 (DSi firmware v1.4 and up)
            bit6: NDS cart with header RSA (DSi firmware v1.0 and up)
            bit7: Developer App
          ARM9i ROM Offset (usually XX03000h, XX=1MB-boundary after NDS area)
1C0h 4
1C4h 4
          Reserved (zero)
1C8h 4
          ARM9i RAM Load address
1CCh 4
          ARM9i Size
1D0h 4
          ARM7i ROM Offset
1D4h 4
          SD/MMC Device List ARM7 RAM Addr; 400h-byte initialized by firmware
1D8h 4
          ARM7i RAM Load address
1DCh 4
          ARM7i Size
          Digest NTR region offset (usually same as ARM9 rom offs, 0004000h)
1E0h 4
1E4h 4
          Digest NTR region length
          Digest TWL region offset (usually same as ARM9i rom offs, XX03000h)
1E8h 4
1ECh 4
          Digest TWL region length
          Digest Sector Hashtable offset ;\SHA1-HMAC's on all sectors
1F0h 4
          Digest Sector Hashtable length ;/in above NTR+TWL regions
1F4h 4
1F8h 4
          Digest Block Hashtable offset ;\SHA1-HMAC's on each N entries
```

```
1FCh 4
            Digest Block Hashtable length ;/in above Sector Hashtable
 200h 4
           Digest Sector size
                                     (eq. 400h bytes per sector)
 204h 4
           Digest Block sectorcount (eg. 20h sectors per block)
 208h 4
           Icon/Title size (usually 23C0h for DSi) (older 840h-byte works too)
 20Ch 1
            SD/MMC size of "shared2\0000" file in 32Kbyte units? (dsi sound)
 20Dh 1
            SD/MMC size of "shared2\0001" file in 32Kbyte units?
                ;or are shared2 sizes rather counted in 16Kbyte cluster units?
 20Eh 1
            EULA Version (01h) ?
            Use Ratings (00h) ?
 20Fh 1
 210h 4
           Total Used ROM size, INCLUDING DSi area (optional, can be 0)
 214h 1
           SD/MMC size of "shared2\0002" file in 32Kbyte units?
            SD/MMC size of "shared2\0003" file in 32Kbvte units?
 215h 1
 216h 1
           SD/MMC size of "shared2\0004" file in 32Kbyte units?
 217h 1
            SD/MMC size of "shared2\0005" file in 32Kbvte units?
 218h 4
           ARM9i Parameters Table Offset (84 D0 04 00) ??? ;base=[028h]
 21Ch 4
           ARM7i Parameters Table Offset (2C 05 00 00) ??? ;base=[038h]
 220h 4
           Modcrypt area 1 offset ;usually same as ARM9i rom offs (XX03000h)
 224h 4
           Modcrypt area 1 size ;usually min(4000h,ARM9iSize+Fh AND not Fh)
 228h 4
           Modcrypt area 2 offset (0=None)
 22Ch 4
           Modcrypt area 2 size (0=None)
           Title ID, Emagcode (aka Gamecode spelled backwards)
 230h 4
           Title ID, Filetype (00h=Cartridge, 04h=DSiware, 05h=System Fun
 234h 1
              Tools, [OFh=Non-executable datafile without cart header],
              15h=System Base Tools, 17h=System Menu)
 235h 1
           Title ID, Zero
                               (00h=Normal)
                               (03h=DSi) (as opposed to Wii or 3DS)
 236h 1
           Title ID, Three
 237h 1
           Title ID, Zero
                               (00h=Normal)
           SD/MMC (DSiware) "public.sav" filesize in bytes (0=none)
 238h 4
           SD/MMC (DSiware) "private.sav" filesize in bytes (0=none)
 23Ch 4
 240h 176 Reserved (zero-filled)
Parental Control Age Ratings (set all entries to 80h to allow any age)
 2F0h 10h Parental Control Age Ratings (for different countries/areas)
             Bit7: Rating exists for local country/area
             Bit6: Game is prohibited in local country/area?
             Bit5: Unused
             Bit4-0: Age rating for local country/area (years)
 2F0h 1
            CERO (Japan)
                               (0=None/A, 12=B, 15=C, 17=D, 18=Z)
 2F1h 1
            ESRB (US/Canada)
                               (0=None, 3=EC, 6=E, 10=E10+, 13=T, 17=M)
 2F2h 1
            Reserved
                               (0=None)
                               (0=None, 6=6+, 12=12+, 16=16+, 18=18+)
 2F3h 1
           USK (Germany)
 2F4h 1
            PEGI (Pan-Europe) (0=None, 3=3+, 7=7+, 12=12+, 16=16+, 18=18+)
 2F5h 1
            Reserved
                               (0=None)
 2F6h 1
            PEGI (Portugal)
                               (0=None, 4=4+, 6=6+, 12=12+, 16=16+, 18=18+)
 2F7h 1
            PEGI and BBFC (UK) (0=None, 3, 4=4+/U, 7, 8=8+/PG, 12, 15, 16, 18)
 2F8h 1
            AGCB (Australia)
                               (0=None/G, 7=PG, 14=M, 15=MA15+, plus 18=R18+?)
```

```
2F9h 1
            GRB (South Korea) (0=None, 12=12+, 15=15+, 18=18+)
  2FAh 6
            Reserved (6x)
                               (0=None)
 N/A? -
           DEJUS (Brazil) (L, 10, 12, 14, 16, 18)
           GSRMR (Taiwan) (formerly CSRR) (0,6,12,18) (and GSRMR: 15)
 N/A? -
 N/A? -
           PEGI (Finland) (discontinued 2007, shortly before DSi launch)
             bit0-4 Rating (0..18)
             bit6
                   Pending
             bit7
                   Enabled
SHA1-HMAC's and RSA-SHA1
           SHA1-HMAC hash ARM9 (with encrypted secure area)
  300h 20
                                                                 :[020h.02Ch]
 314h 20
           SHA1-HMAC hash ARM7
                                                                 ; [030h, 03Ch]
           SHA1-HMAC hash Digest master
 328h 20
                                                                 ;[1F8h,1FCh]
           SHA1-HMAC hash Icon/Title (also in newer NDS titles) ;[068h,208h]
 33Ch 20
           SHA1-HMAC hash ARM9i (decrypted)
 350h 20
                                                                 ;[1C0h,1CCh]
           SHA1-HMAC hash ARM7i (decrypted)
 364h 20
                                                                 :[1D0h.1DCh]
          Reserved (zero-filled) (but used for non-whitelisted NDS titles)
 378h 20
           Reserved (zero-filled) (but used for non-whitelisted NDS titles)
 38Ch 20
           SHA1-HMAC hash ARM9 (without 16Kbyte secure area)
 3A0h 20
                                                                 :[020h.02Ch]
 3B4h 2636 Reserved (zero-filled)
 E00h 180h Reserved and unchecked region, always zero. Used for passing
             arguments in debug environment.
 F80h 80h RSA-SHA1 signature across header entries [000h..DFFh]
Reserved Area
 1000h..3FFFh Non-Load area in ROMs... but contains sth in DSiWare files!?!
```

DSiware/System Utilities

Files saved on SD card or internal eMMC memory are having the same header as ROM carts, with some differences:

No need for NDS backwards compatibility (since DSiware is DSi only)

Entry 3A0h can be zero-filled (in LAUNCHER)

DSiware files are usually marked as [012h]=03h=DSi (exceptions are the DS Download Play and PictoChat utilities, which are marked [012h]=00h=NDS, since they are actually running in NDS mode).

SHA1-HMAC

The SHA1-HMAC's in cart header and Digest tables are SHA1 checksums with a 40h-byte HMAC key (values 21h, 06h, C0h, DEh, BAh, ..., 24h), the key is contained in the Launcher, and it's also stored in most DSi cartridges (probably used for verifying Digest values when loading additional data after booting). The key can be used for verifying checksums, but (due to the RSA signature) not for changing them. See BIOS chapter for SHA1/HMAC pseudo code.

RSA-SHA1

The RSA-SHA1 value is a normal SHA1 (not SHA1-HMAC) across header entries [000h..DFFh], the 20-byte value is padded to 127-byte size (01h, 105xFFh, 00h, followed by the 20 SHA1 bytes). It can be decrypted (via SWI 22h) using the 80h-byte RSA public keys located in ARM9BIOS (note that there are at least four different RSA keys, one is used for games, and others for system files), and can be then verified against the SHA1 checksum (computed via SWI 27h).

BIOS RSA Functions (DSi only)

The private key needed for encryption is unknown, which is unfortunately preventing to boot unlicensed (homebrew) software.

Modcrypt (AES-CTR) (optional, carthdr[220h..22Fh] can be all zero)

Modcrypt is a new additional way of encrypting parts of the NDS ROM executable binary modules using AES CTR. It is mostly being used to encrypt the ARM9i and ARM7i binaries. DSi cartridges are usually having only the ARM9i binary encrypted (as area 1), while NAND based applications have both the ARM9i and ARM7i binaries encrypted (as area 1 and 2).

The initial AES Counter value (IV) is:

```
Modcrypt Area 1 IV[0..F]: First 16 bytes of the ARM9 SHA1-HMAC [300h..30Fh] Modcrypt Area 2 IV[0..F]: First 16 bytes of the ARM7 SHA1-HMAC [314h..323h] The AES key depends of flags in the cartridge header:
```

IF header[01Ch].Bit1=0
None (modcrypt disabled)

ELSEIF header[01Ch].Bit2 OR header[1BFh].Bit7 THEN (probably for prototypes)
Debug KEY[0..F]: First 16 bytes of the header [000h..00Fh]

ELSE (commonly used for retail software)

Retail KEY_X[0..7]: Fixed 8-byte ASCII string ("Nintendo")
Retail KEY_X[8..B]: The 4-byte gamecode, forwards [00Ch..00Fh]
Retail KEY_X[C..F]: The 4-byte gamecode, backwards [00Fh..00Ch]
Retail KEY_Y[0..F]: First 16 bytes of the ARM9i SHA1-HMAC [350h..35Fh]

Above does describe how modcrypted areas should look like. However, there are several circumstances where the firmware can't actually decrypt that areas... Theoretically, the modcrypt areas can span over any of the ARM9/ARM7 areas (in practice, cartridges should never use modcrypt for the ARM9/ARM7 areas because NDS consoles would leave them undecrypted; that restriction doesn't apply to DSiware though).

Theoretically, a large modcrypt area could contain several data areas, but the launcher does decrypt only the first matching data area (areas are processed in order ARM9, ARM7i). Moreover, matching data areas must be INSIDE of the modcrypt area (ie. the data area must be same size, or smaller than the modrypt area) (whereas, the launcher is weirdly rounding-up the data size to a multiple of 20h-bytes when checking that matches) (as a side-effect, each data area can be decrypted starting with "IV+0", rather than needing "IV+(offset_within_modcrypt_area/10h").

Theoretically, AES decryption could be done byte-wise, however, the AES hardware is doing it in 10h-byte chunks, unknown if the launcher does require 10h-byte alignments; however, in fact, the launcher seems to be rounding the modcrypt END address to 20h-byte boundary - so it's safest to stick with 20h-byte aligned start+size values for modcrypt areas, as well as for corresponding data areas.

Note: The size of the modcrypt areas can exceed the AES hardware's size limit of max FFFF0h bytes (eg. in DSi Sound utility), in such cases decryption must be split to smaller AES chunks; with manually increased IV.

Modcrypt area 1 and 2 can overlap each other (whereas, it doesn't matter which of them is processed first, since the encryption/decryption is done by XORing). Note: The ARM9 code for modcrypt/data areas is at 26A6BB8h in Launcher v1.4E.

Digests (optional, carthdr[1E0h..207h] can be all zero)

The NDS format has been extended with a hash tree to verify the entire contents of an NDS ROM. The NDS ROM is divided into sectors, and each sector will be hashed and have its hash stored in the digest sector hashtable. The size of a sector is defined in the header aswell. Furthermore, the sector hashtable is partitioned and hashed again to form block hashes. This block hashtable is hashed again into a single hash called the digest master hash. These hashtables can

be used to verify that the sectors of a NDS ROM have not been tampered with, since the integrity of a sector hash can be verified by a block hash, which in turn can be verified by the master hash. And this hash is part of the header, which is signed with RSA.

The sector hashtable reaches over the NTR and TWL regions, respectively.

Cartridge Protocol

The DSi cartridge protocol is same as on NDS; with one new command (3Dh) for unlocking DSi specific memory regions. For details, DS Cartridge Protocol

DSi Touchscreen/Sound Controller

DSi Touchscreen Access

AIC3000D Registers

DSi TSC, Register Summary

DSi TSC[0:00h..1Ah], Basic PLL and Timing Control

DSi TSC[0:1Bh..23h], Codec Control

DSi TSC[0:24h..32h], Status and Interrupt Flags

DSi TSC[0:33h..3Bh], Pin Control

DSi TSC[0:3Ch..55h], DAC/ADC and Beep

DSi TSC[0:56h..7Fh], AGC and ADC

DSi TSC[1:xxh], DAC and ADC Routing, PGA, Power-Controls and MISC Logic

DSi TSC[3:xxh], Touchscreen/SAR Control and TSC[FCh:xxh], Buffer

DSi TSC[04h..05h:xxh], ADC Digital Filter Coefficient RAM

DSi TSC[08h..0Fh:xxh], DAC Digital Filter Coefficient RAM

DSi TSC[20h..2Bh;xxh], TSC[40h..5Fh;xxh] ADC/DAC Instruction RAM

DSi Touchscreen Access

The Touch Screen Controller (for lower LCD screen) is accessed via SPI bus,

DS Serial Peripheral Interface Bus (SPI)

so far, it's same as on NDS, but the SPI touchscreen commands are having an entirely different format in DSi mode:

The DSi touchscreen registers are selected via a combination of a MODE byte and an INDEX byte. The MODE byte is located at INDEX=00h, and it does somewhat 'bankswitch' the contents of INDEX=01h..7Fh. And INDEX can be incremented manually, or automatically (but, confusingly, the manual increment doesn't work for reading Y coordinates).

SPI clock should be set to 4MHz for DSi Mode touchscreen access (unlike NDS, which used 2MHz). The PENIRQ bit in port 4000136h is always zero in DSi mode.

When reading data: Write dummy 00h-bytes in output direction.

AIC3000D

DSi Touchscreen INDEX values

```
The INDEX/Direction byte is written as first byte after SPI chip select:
        Direction for following data bytes (0=Write, 1=Read)
       INDEX (00h..7Fh) for following data bytes (auto-increasing)
 1-7
The meanining of the separate INDEX values is:
            R/W MODE register (should be 03h or FCh)
  00h
When MODE=03h (Status/Control Registers)
                 Unknown (00h)
  01h
 02h..06h mix Unknown (18h,87h,22h,04h,20h) (writeable: FFh,BFh,F7h,E7h,EDh)
 07h..08h R
                 Unknown (00h,00h)
                        (40h=Released, 80h=Pressed)
 09h
                 State
                 Unknown (00h,00h,00h)
 0Ah..0Ch R
            mix Unknown (01h on 1st read, 00h thereafter?) (upper 6bit R/W)
 0Dh
                        (ADh=Released, ACh=Pressed)
 0Eh
            mix
                 State
                                                              (upper 6bit R/W)
                 Unknown (A0h,88h,81h)
            R/W
 0Fh
 12h..14h mix Unknown (usually 00h-filled) (writeable: E7h,FFh,07h)
 15h
                 Unknown (00h)
 16h..21h R/W Unknown Six 16bit values (0000h..1FFFh) (usually 0000h)
                 Unknown (00h-filled)
 22h..7Fh R
When MODE=FCh (Touchscreen X/Y Coordinates)
                 Five Touchscreen X Coodinates (big-endian MSB,LSB each)
 01h..0Ah R
 0Bh..14h R
                 Five Touchscreen Y Coodinates (big-endian MSB,LSB each)
                 Reserved (garbage) (further Touchscreen X/Y Coodinates)
 15h..7Fh R
Unknown what happens when using MODE values other than 03h and FCh (might give access to further registers, or return somehow distorted results, or
whatever).
Note: The DSi Sound utility also uses MODEs 00h, 01h, and 08h.
```

When MODE=00h (?)

```
01h..0Fh
           00 01 44 00 00 00 00 00 00 00 00 00 00 00 00
10h..1Fh 00 00 00 00 00 00 00 00
                                 00 00 00 00 00 00 00 00
20h..2Fh 03 00 00 00 80 99 11 08 00 00 00 00 00 00 00
30h..3Fh 00 00 09 34 32 12 03 02
                                 03 66 60 00 19 05 00 D4
40h..4Fh 00 08 08 00 19 38 00 00
                                 00 00 00 EE 10 D8 7E E3
50h..5Fh 00 00 80 00 00 00 00 00
                                 7F 00 00 00 00 00 00 00
60h..6Fh 00 00 00 00 00 00 00 00
                                 00 00 00 00 00 00 00 00
70h..7Fh 00 00 00 00 D2 24 00 00 00 00 00 00 00 00 00 00
```

```
After FFh-filling, this crashed, and after REBOOT it became:
            00 01 44 03 A1 15 00
                                  00 00 00 87 83 00 80 80 ;<--
 10h..1Fh 08 00 87 83 80 80 04 00
                                  00 00 01 00 00 00 01 00 ;<--
 20h..2Fh 00 00 00 00 80 99 11 08
                                  00 00 00 00 00 00 00 ;<-
 30h..3Fh 00 00 01 34 32 12 02 02
                                  03 66 60 00 19 05 00 D4 ;<-
                                  00 00 00 EE 10 D8 7E E3 ;<-
 40h..4Fh 00 08 08 00 0F 38 00 00
 50h..5Fh 00 00 80 00 00 00 00 00
                                  7F 00 00 00 00 00 00 00
 60h..6Fh 00 00 00 00 00 00 00 00
                                  00 00 00 00 00 00 00 00
 70h..7Fh 00 00 00 00 D2 24 00 00 00 00 00 00 00 00 00 00
 80h..
          00...
Then, after reading, many bytes changed back to 00.
When MODE=01h (?)
 01h..0Fh
             10h..1Fh 00 00 00 00 00 00 00 00
                                  00 00 00 00 00 00 00 00
 20h..2Fh D6 20 F0 44 9E 9E A7 A7
                                  4E 4E 15 15 20 86 00 43 ;
 30h..3Fh 40 40 61 00 00 00 00 00
                                  00 00 00 00 00 00 00 00 :
 40h..4Fh 00 00 00 00 00 00 00 00
                                  00 00 00 00 00 00 00 00
 50h..5Fh 00 00 00 00 00 00 00 00
                                  00 00 00 00 00 00 00 00
 60h..6Fh 00 00 00 00 00 00 00 00
                                  00 00 00 00 00 00 00 00
 80h..
          00...
After FFh-filling, this crashed, and after REBOOT it became:
 same as above.
When MODE=02h, 05h..07h, 08h(though used), 09h..FBh, FEh (?)
 All 00h-filled
Unknown if/how coefficient RAM and instruction RAM can be enabled.
When MODE=04h (?)
 01h..0Fh
             00 01 17 01 17 7D D3 7F E1 80 1F 7F C1 7F FF
 10h..1Fh 00 00 00 00 00 00 00 7F FF 00 00 00 00 00
 20h..2Fh 00 00 7F FF 00 00 00 00
                                  00 00 00 00 7F FF 00 00
 30h..3Fh 00 00 00 00 00 07 FF
                                  00 00 00 00 00 00 00 00
 40h..4Fh 00 00 00 00 00 00 00 00
                                 7F FF 00 00 00 00 7F FF
 50h..5Fh 00 00 00 00 00 00 00 00
                                  7F FF 00 00 00 00 00 00
                                  00 00 00 00 7F FF 00 00
 60h..6Fh 00 00 7F FF 00 00 00 00
 70h..7Fh 00 00 00 00 00 07 FF 00 00 00 00 00 00 00
 80h..
          00...
Mode FCh
 after index 7Fh, actually it REPEATs last byte (instead 00s)
```

Pen Down Testing

```
if (TSC[3:09h] AND 40h)<>0 then return(not_pressed) ;ADC Ready Flag
if (TSC[3:0Eh] AND 03h)<>0 then return(not_pressed) ;Undocumented Flags?
return(pressed)
```

Note: On NDS, this would be done by reading port 4000136h.bit6, which isn't supported in DSi mode.

X/Y Coordinate Reading

```
touchdata[0..19] = TSC[FCh:01h..14h] ; read page FCh, index(1..20)
rawx=0, rawy=0
for i=0 to 8 step 2
  x = touchdata[i+0]*100h+touchdata[i+1]
  y = touchdata[i+10]*100h+touchdata[i+11]
  if (x or y) and F000h then return(not_pressed)
  rawx=rawx+x, rawy=rawy+y
return(rawx/5, rawy/5)
```

The resulting 12bit coordinates are same as on NDS (ie. they need to be further processed using the Calibration Points from User Settings).

Touchscreen X/Y Coordinates

```
0-11 Coordinate (0..FFFh) (usually 000h when not pressed)
12-14 State (0=Pressed, 7=Released) (or sometimes also 1 or 3=Released)
```

15 State Changed (0=No, 1=Newly pressed/released; cleared after read)

Bit12-14 are usually set to 7 when releasing the screen (though sometimes they become 1 or 3 when releasing the screen, and do stay so until newly pressing it). Bit15 is cleared after reading (so it will be usually seen only in the first MSB, ie. at INDEX=01h) (though maybe it can also occur elsewhere if it becomes newly set during the SPI transfer).

Odd Effects

Touchscreen coordinates should be read by setting INDEX=01h, and then reading 20 bytes continuously (ie. from automatically increasing indices 01h..14h). Trying to increase the index manually (ie. using 1-byte reads via separate SPI transfers) won't work: The hardware will return only X coordinates for all indices (but no Y coordinates), ie. the upper bits of the index are ignored, bit0 does properly select MSBs/LSBs of the 16bit values though.

Trying to read more than 20 bytes will return further touchscreen coordinates (which might be further conversions, or just mirrors of the first 20 bytes), basically, there will be five X coords, followed by five Y coords, with a few odd exceptions: INDEX=0Bh..1Ch will return nine Y coords (instead of five), INDEX=7Fh will have an incomplete 16bit value (MSB only, without LSB at INDEX=80h). INDEX=80h and up will return 00h-bytes (ie. in MODE=FCh, the index doesn't wrap from 7Fh to 00h; unlike as MODE=03h which is wrapping from index 7Fh to 00h).

The five normally used X/Y coordinate pairs are apparently the results from the five most recent conversions; unknown which of the five values are newest and which are oldest (they might sorted newest..oldest, or vice-versa, or located at random locations in a ring-buffer; anyways, it doesn't really matter since the values are just added together).

Microphone

The microphone input was part of the TSC on NDS. In DSi mode it is reportedly somehow changed, using a new "CODEC" (whatever that means). Maybe it's accessed directly via an ARM7 port (and/or TEAK port?), instead of via SPI bus?

NDS Backwards Compatibility Mode

The DSi hardware can emulate the NDS-style touchscreen protocol (with X/Y/MIC channels and with additional PENIRQ flag; but without Pressure or Temperature channels).

DS Touch Screen Controller (TSC)

That backwards compatibility mode is used only for NDS games. DSi games are always using the new mode (so DSi enhanced games must implement both modes, and use the new mode on DSi consoles, and the old mode on NDS consoles).

Unknown how to activate that backwards compatibility mode (might be done via some Touchscreen SPI register, or maybe some Powerman SPI register). If the backwards compatibility mode isn't enabled, then trying to read the touchscreen in NDS fashion will return nothing but zeroes for all TSC channels (and also zero for the PENIRQ bit).

DSi TSC, Register Summary

The DSi's Touchscreen/Sound controller (AIC3000D) is essentially a Texas Instruments TSC2117 chip (possibly with some customizations for NDS backwards compatibility mode).

TSC[page:index] registers are accessed via SPI bus with 15bit address space:

7bit index: selected via the first SPI byte, with direction flag in bit0 8bit page: selected by writing to index 00h, ie. to TSC[xxh:00h]

TSC page select (for "TSC[page:index]" addressing)

TSC[xxh:00h] - Page Select Register (00h)

```
TSC Basic PLL and Timing Control
 TSC[0:01h] - Software Reset (00h)
 TSC[0:02h] - Reserved (xxh) (R)
 TSC[0:03h] - Overtemperature OT Flag (02h..FFh) (R)
 TSC[0:04h] - Clock-Gen Muxing (00h)
 TSC[0:05h] - PLL P and R-Values (11h)
 TSC[0:06h] - PLL J-Value (04h)
 TSC[0:07h,08h] - PLL D-Value MSB,LSB (0000h)
 TSC[0:09h,0Ah] - Reserved (xxh)
 TSC[0:0Bh] - DAC NDAC Value (01h)
 TSC[0:0Ch] - DAC MDAC Value (01h)
 TSC[0:0Dh,0Eh] - DAC DOSR Value MSB,LSB (0080h)
 TSC[0:0Fh] - DAC IDAC Value (80h)
 TSC[0:10h] - DAC miniDSP Engine Interpolation (08h)
 TSC[0:11h] - Reserved (xxh)
 TSC[0:12h] - ADC NADC Value (01h)
 TSC[0:13h] - ADC MADC Value (01h)
 TSC[0:14h] - ADC AOSR Value (80h)
 TSC[0:15h] - ADC IADC Value (80h)
 TSC[0:16h] - ADC miniDSP Engine Decimation (04h)
 TSC[0:17h,18h] - Reserved (xxh)
 TSC[0:19h] - CLKOUT MUX (00h)
 TSC[0:1Ah] - CLKOUT Divider M Value (01h)
TSC Codec Control
 TSC[0:1Bh] - Codec Interface Control 1 (00h) (R/W)
 TSC[0:1Ch] - Data-Slot Offset Programmability (00h)
 TSC[0:1Dh] - Codec Interface Control 2 (00h)
 TSC[0:1Eh] - BCLK Divider N Value (01h)
 TSC[0:1Fh] - Codec Secondary Interface Control 1 (00h)
 TSC[0:20h] - Codec Secondary Interface Control 2 (00h)
 TSC[0:21h] - Codec Secondary Interface Control 3 (00h)
 TSC[0:22h] - I2C Bus Condition (00h)
 TSC[0:23h] - Reserved (xxh)
TSC Status and Interrupt Flags
 TSC[0:24h] - ADC Flag Register (0xh) (R)
 TSC[0:25h] - DAC Flag Register (00h) (R)
 TSC[0:26h] - DAC Flag Register (00h) (R)
 TSC[0:27h] - Overflow Flags (00h) (R)
 TSC[0:28h..2Bh] - Reserved (xxh)
 TSC[0:2Ch] - Interrupt Flags DAC, sticky (00h..30h) (R)
 TSC[0:2Dh] - Interrupt Flags ADC, sticky (00h..18h) (R)
 TSC[0:2Eh] - Interrupt Flags DAC, non-sticky? (00h..30h) (R)
 TSC[0:2Fh] - Interrupt Flags ADC, non-sticky? (00h..18h) (R)
 TSC[0:30h] - INT1 Control Register (Select INT1 Sources) (00h)
```

```
TSC[0:31h] - INT2 Control Register (Select INT2 Sources) (00h)
 TSC[0:32h] - INT1 and INT2 Control Register (00h)
TSC Pin Control
 TSC[0:33h] - GPI01 In/Out Pin Control (00h..C2h)
 TSC[0:34h] - GPI02 In/Out Pin Control (00h..C2h)
 TSC[0:35h] - SDOUT (OUT Pin) Control (12h)
 TSC[0:36h] - SDIN (IN Pin) Control (02h or 03h)
 TSC[0:37h] - MISO (OUT Pin) Control (02h)
 TSC[0:38h] - SCLK (IN Pin) Control (02h..03h)
 TSC[0:39h] - GPI1 and GPI2 Pin Control (00h..11h)
 TSC[0:3Ah] - GPI3 Pin Control (00h..10h)
 TSC[0:3Bh] - Reserved (xxh)
TSC DAC/ADC and Beep
  TSC[0:3Ch] - DAC Instruction Set (01h)
 TSC[0:3Dh] - ADC Instruction Set (04h)
 TSC[0:3Eh] - Programmable Instruction Mode-Control Bits (00h)
 TSC[0:3Fh] - DAC Data-Path Setup (14h)
 TSC[0:40h] - DAC Volume Control (0Ch)
 TSC[0:41h] - DAC Left Volume Control (00h)
 TSC[0:42h] - DAC Right Volume Control (00h)
 TSC[0:43h] - Headset Detection (00h..60h)
 TSC[0:44h] - DRC Control 1 (0Fh)
 TSC[0:45h] - DRC Control 2 (38h)
 TSC[0:46h] - DRC Control 3 (00h)
 TSC[0:47h] - Beep Generator and Left Beep Volume (00h)
 TSC[0:48h] - Beep Generator and Right Beep Volume (00h)
 TSC[0:49h,4Ah,4Bh] - Beep Length MSB,MID,LSB (0000EEh)
 TSC[0:4Ch,4Dh] - Beep Frequency Sin(x) MSB,LSB (10D8h)
 TSC[0:4Eh,4Fh] - Beep Frequency Cos(x) MSB,LSB (7EE3h)
 TSC[0:50h] - Reserved (xxh)
 TSC[0:51h] - ADC Digital Mic (00h)
 TSC[0:52h] - ADC Digital Volume Control Fine Adjust (80h)
 TSC[0:53h] - ADC Digital Volume Control Coarse Adjust (00h)
 TSC[0:54h,55h] - Reserved (xxh)
TSC AGC and ADC
 TSC[0:56h] - AGC Control 1 (00h)
 TSC[0:57h] - AGC Control 2 (00h)
 TSC[0:58h] - AGC Maximum Gain (7Fh, uh that's 7Fh=Reserved?)
 TSC[0:59h] - AGC Attack Time (00h)
 TSC[0:5Ah] - AGC Decay Time (00h)
 TSC[0:5Bh] - AGC Noise Debounce (00h)
 TSC[0:5Ch] - AGC Signal Debounce (00h)
 TSC[0:5Dh] - AGC Gain-Applied Reading (xxh) (R)
 TSC[0:5Eh...65h] - Reserved (xxh)
```

```
TSC[0:66h] - ADC DC Measurement 1 (00h)
 TSC[0:67h] - ADC DC Measurement 2 (00h)
 TSC[0:68h,69h,6Ah] - ADC DC Measurement Output MSB,MID,LSB (R) (000000h)
 TSC[0:6Bh...73h] - Reserved (xxh)
 TSC[0:74h] - VOL/MICDET-Pin SAR ADC - Volume Control (00h)
 TSC[0:75h] - VOL/MICDET-Pin Gain (xxh) (R)
 TSC[0:76h...7Fh] - Reserved (xxh)
TSC TSC, DAC and ADC Routing, PGA, Power-Controls and MISC Logic
 TSC[1:01h..1Dh] - Reserved (xxh)
 TSC[1:1Eh] - Headphone and Speaker Amplifier Error Control (00h)
 TSC[1:1Fh] - Headphone Drivers (04h)
 TSC[1:20h] - Class-D Speaker Amplifier (06h)
 TSC[1:21h] - HP Output Drivers POP Removal Settings (3Eh)
 TSC[1:22h] - Output Driver PGA Ramp-Down Period Control (00h)
 TSC[1:23h] - DAC L and DAC R Output Mixer Routing (00h)
 TSC[1:24h] - Analog Volume to HPL (Left Headphone) (7Fh)
 TSC[1:25h] - Analog Volume to HPR (Right Headphone) (7Fh)
 TSC[1:26h] - Analog Volume to SPL (Left Speaker) (7Fh)
 TSC[1:27h] - Analog Volume to SPR (Right Speaker) (7Fh)
 TSC[1:28h] - HPL Driver (Left Headphone) (02h)
 TSC[1:29h] - HPR Driver (Right Headphone) (02h)
 TSC[1:2Ah] - SPL Driver (Left Speaker) (00h)
 TSC[1:2Bh] - SPR Driver (Right Speaker) (00h)
 TSC[1:2Ch] - HP Driver Control (00h)
 TSC[1:2Dh] - Reserved (xxh)
 TSC[1:2Eh] - MICBIAS (00h)
 TSC[1:2Fh] - MIC PGA (80h)
 TSC[1:30h] - P-Terminal Delta-Sigma Mono ADC Channel Fine-Gain Input (00h)
 TSC[1:31h] - M-Terminal ADC Input Selection (00h)
 TSC[1:32h] - Input CM Settings (00h)
 TSC[1:33h..FFh] - Reserved (xxh)
Reserved Page
 TSC[2:01h..FFh] - Reserved (00h)
TSC Touchscreen/SAR Control
 TSC[3:01h] - Reserved (xxh)
 TSC[3:02h] - SAR ADC Control 1 (00h)
 TSC[3:03h] - SAR ADC Control 2 (00h)
 TSC[3:04h] - Precharge and Sense (00h)
 TSC[3:05h] - Panel Voltage Stabilization (00h)
 TSC[3:06h] - Voltage Reference (20h)
 TSC[3:07h,08h] - Reserved (xxh)
 TSC[3:09h] - Status Bits 1 (40h) (R)
 TSC[3:0Ah] - Status Bits 2 (00h) (R)
 TSC[3:0Bh,0Ch] - Reserved (xxh)
```

```
TSC[3:0Dh] - Buffer Mode (03h)
 TSC[3:0Eh] - Reserved / Undocumented (read by DSi for Pen Down Test) (0Fh)
 TSC[3:0Fh] - Scan Mode Timer (40h)
 TSC[3:10h] - Scan Mode Timer Clock (81h)
 TSC[3:11h] - SAR ADC Clock (81h)
 TSC[3:12h] - Debounce Time for Pen-Up Detection (00h)
 TSC[3:13h] - Auto AUX Measurement Selection (00h)
 TSC[3:14h] - Touch-Screen Pen Down (00h)
 TSC[3:15h] - Threshold Check Flags Register (00h) (R)
 TSC[3:16h,17h] - AUX1 Maximum Value Check MSB,LSB (0000h)
 TSC[3:18h.19h] - AUX1 Minimum Value Check MSB.LSB (0000h)
 TSC[3:1Ah.1Bh] - AUX2 Maximum Value Check MSB.LSB (0000h)
 TSC[3:1Ch,1Dh] - AUX2 Minimum Value Check MSB,LSB (0000h)
 TSC[3:1Eh.1Fh] - Temperature(TEMP1/TEMP2) Maximum Value Check MSB.LSB (0000h)
 TSC[3:20h,21h] - Temperature(TEMP1/TEMP2) Minimum Value Check MSB,LSB (0000h)
 TSC[3:22h...29h] - Reserved (xxh)
 TSC[3:2Ah,2Bh] - X-Coordinate Data MSB.LSB (0000h) (R)
 TSC[3:2Ch,2Dh] - Y-Coordinate Data MSB,LSB (0000h) (R)
 TSC[3:2Eh,2Fh] - Z1 Register MSB,LSB (0000h) (R)
 TSC[3:30h,31h] - Z2 Register MSB,LSB (0000h) (R)
 TSC[3:32h...35h] - Reserved (xxh)
 TSC[3:36h,37h] - AUX1 Data MSB,LSB (0000h) (R)
 TSC[3:38h,39h] - AUX2 Data MSB,LSB (0000h) (R)
 TSC[3:3Ah,3Bh] - VBAT Data MSB,LSB (0000h) (R)
 TSC[3:3Ch...41h] - Reserved (xxh)
 TSC[3:42h,43h] - TEMP1 Data Register MSB,LSB (0000h) (R)
 TSC[3:44h,45h] - TEMP2 Data Register MSB,LSB (0000h) (R)
 TSC[3:46h...7Fh] - Reserved (xxh)
TSC Coefficient RAM and Instruction RAM for ADC/DAC
 TSC[04h..05h:xxh] - ADC Coefficient RAM (126 x 16bit)
 TSC[06h..07h:xxh] - Reserved (00h)
 TSC[08h:01h]
                    - DAC Coefficient RAM Control (00h)
 TSC[08h..0Bh:xxh] - DAC Coefficient RAM, DAC Buffer A (252 x 16bit)
 TSC[OCh..OFh:xxh] - DAC Coefficient RAM, DAC Buffer B (252 x 16bit)
 TSC[10h..1Fh:xxh] - Reserved (00h)
 TSC[20h..2Bh:xxh] - ADC DSP Engine Instruction RAM (384 x 24bit)
 TSC[2Ch..3Fh:xxh] - Reserved (00h)
 TSC[40h..5Fh:xxh] - DAC DSP Engine Instruction RAM (1024 x 24bit)
 TSC[60h..FBh:xxh] - Reserved (00h)
TSC Touchscreen/SAR Buffer
 TSC[FCh:01h..xxh] - Buffer Mode Data MSB,LSB (xxxxh) (R)
 TSC[FCh:xxh..7Fh] - Reserved (xxh)
TSC Undocumented Registers
 TSC[FDh:xxh] - Contains some non-zero values (DSi specific?)
```

```
TSC[FEh:xxh] - Reserved (00h)
TSC[FFh:xxh] - Accessing this page changes operation (DSi specific?)
```

DSi TSC[0:00h..1Ah], Basic PLL and Timing Control

TSC[xxh:00h] - Page Select Register (00h)

7-0 Page Select (00h..FEh) (FFh=Undocumented, enter special mode?) Selects the "page" for the TSC[page:index] addresses.

TSC[0:01h] - Software Reset (00h)

- 7-1 Reserved. Write only zeros to these bits.
- O Software Reset (0=No change, 1=Reset)

TSC[0:02h] - Reserved (xxh) (R)

7-0 Reserved. Do not write to this register.

TSC[0:03h] - Overtemperature OT Flag (02h..FFh) (R)

- 7-2 Reserved. Do not write to these bits. (R)
- 1 Overtemperature protection flag (0=Alert, 1=Normal) (R)
- 0 Reserved. Do not write to these bits. (R/W?)

Bit1 is valid only if speaker amplifier is powered up.

TSC[0:04h] - Clock-Gen Muxing (00h)

- 7-4 Reserved. Write only zeros to these bits.
- 3-2 Select PLL_CLKIN (0=MCLK, 1=BCLK, 2=GPI01, 3=SDIN)
- 1-0 Select CODEC_CLKIN (0=MCLK, 1=BCLK, 2=GPI01, 3=PLL_CLK)

See Section 5.8 for more details on clock generation mutiplexing and dividers.

TSC[0:05h] - PLL P and R-Values (11h)

- 7 PLL Enable (0=Power down, 1=Power up)
- 6-4 PLL Divider P (1...7=Div1...7, or 0=Div8)
- 3-0 PLL Multiplier R (1..15=Mul1..15, or 0=Mul16)

TSC[0:06h] - PLL J-Value (04h)

- 7-6 Reserved. Write only zeros to these bits.
- 5-0 PLL Multiplier J (1..63=Mul1..63, or 0=Reserved)

TSC[0:07h,08h] - PLL D-Value MSB,LSB (0000h)

15-14 Reserved. Write only zeros to these bits.

13-0 PLL fractional multiplier D-Val (14bit) Note that LSB register must be written to immediately after writing to MSB.

TSC[0:09h,0Ah] - Reserved (xxh)

7-0 Reserved. Write only zeros to these bits.

TSC[0:0Bh] - DAC NDAC Value (01h)

- 7 DAC NDAC Divider Enable (θ=Power down, 1=Power up)
- 6-0 DAC NDAC Divider (1..127=Div1..127, or 0=Div128)

TSC[0:0Ch] - DAC MDAC Value (01h)

- 7 DAC MDAC Divider Enable (0=Power down, 1=Power up)
- 6-0 DAC MDAC Divider (1..127=Div1..127, or 0=Div128)

TSC[0:0Dh,0Eh] - DAC DOSR Value MSB,LSB (0080h)

15-10 Reserved

9-0 DAC OSR value "DOSR" (1..1023, or 0=1024)

DOSR should be an integral multiple of the interpolation ratio in TSC[0:10h].

Note that LSB register must be written to immediately after writing to MSB.

TSC[0:0Fh] - DAC IDAC Value (80h)

- 7-0 Number of instructions for DAC miniDSP engine (IDAC=N*4) (1..255 = 4..1020 (N*4), or 0=1024)
- IDAC should be an integral multiple of the interpolation ratio in TSC[0:10h].

TSC[0:10h] - DAC miniDSP Engine Interpolation (08h)

- 7-4 Reserved. Do not write to these registers.
- 3-0 Interpolation ratio in DAC miniDSP engine (1..15, or 0=16)

TSC[0:11h] - Reserved (xxh)

7-0 Reserved. Do not write to this register.

TSC[0:12h] - ADC NADC Value (01h)

- 7 ADC NADC divider is powered
 - 0: ADC NADC divider is powered down and ADC_DSP_CLK = DAC_DSP_CLK.
 - 1: ADC NADC divider is powered up.
- 6-0 ADC NADC divider (1..127, or 0=128)

TSC[0:13h] - ADC MADC Value (01h)

7 ADC MADC divider is powered

```
0: ADC MADC divider is powered down and ADC_MOD_CLK = DAC_MOD_CLK.1: ADC MADC divider is powered up.
```

6-0 ADC MADC divider (1..127, or 0=128)

TSC[0:14h] - ADC AOSR Value (80h)

7-0 ADC OSR "AOSR" divider (1...255, or 0=256)

AOSR should be an integral multiple of the decimation ratio in TSC[0:16h].

TSC[0:15h] - ADC IADC Value (80h)

7-0 Number of instruction for ADC miniDSP engine (IADC=N*2) (1..192 = 2..384 (N*2), or 0,193..255=Reserved)

IADC should be an integral multiple of the decimation ratio in TSC[0:16h].

TSC[0:16h] - ADC miniDSP Engine Decimation (04h)

- 7-4 Reserved
- 3-0 Decimation ratio in ADC miniDSP engine (1..15, or 0=16)

TSC[0:17h,18h] - Reserved (xxh)

7-0 Reserved. Do not write to these registers.

TSC[0:19h] - CLKOUT MUX (00h)

- 7-3 Reserved
- 2-0 CDIV_CLKIN (0=MCLK, 1=BCLK, 2=SDIN, 3=PLL_CLK, 4=DAC_CLK(DSP), 5=DAC_MOD_CLK, 6=ADC_CLK(DSP), 7=ADC_MOD_CLK)

TSC[0:1Ah] - CLKOUT Divider M Value (01h)

- 7 CLKOUT divider M Enable (0=Powered down, 1=Powered up)
- 6-0 CLKOUT divider M (1..127, or 0=128)

DSi TSC[0:1Bh..23h], Codec Control

TSC[0:1Bh] - Codec Interface Control 1 (00h) (R/W)

- 7-6 Codec interface type (0=Í2S, 1=DSP, 2=RJF, 3=LJF)
- 5-4 Codec interface word length (0..3=16,20,24,32 bits)
- 3 BCLK Direction (0=Input, 1=Output)
 - WCLK Direction (0=Input, 1=Output)
- 1 Reserved
- O Driving SDOUT to High-Impedance for the Extra BCLK

Cycle When Data Is Not Being Transferred (0=Disabled, 1=Enabled)

TSC[0:1Ch] - Data-Slot Offset Programmability (00h)

7-0 Offset (0...255 = 0...255 BCLKs)

Note: Measured with respect to WCLK Rising Edge in DSP Mode.

TSC[0:1Dh] - Codec Interface Control 2 (00h)

- 7-6 Reserved
- 5 SDIN-to-SDOUT loopback (0=Disable, 1=Enable)
- 4 ADC-to-DAC loopback (0=Disable, 1=Enable)
- 3 BCLK Invert (0=No, 1=Invert)
- 2 BCLK and WCLK active even with Codec powered down (0=No, 1=Yes)
- 1-0 BDIV CLKIN (0=DAC CLK, 1=DAC MOD CLK, 2=ADC CLK, 3=ADC MOD CLK)

The BCLK settings in Bit2,3 do apply to both Primary and Secondary BCLK.

TSC[0:1Eh] - BCLK Divider N Value (01h)

- 7 BCLK divider N Enable (0=Powered down, 1=Powered up)
- 6-0 BCLK divider N (1..127, or 0=128)

TSC[0:1Fh] - Codec Secondary Interface Control 1 (00h)

- 7-5 Secondary BCLK is obtained from ;\(0=GPI01, 1=SCLK, 2=MISO, 3=SDOUT,
- 4-2 Secondary WCLK is obtained from ;/ 4=GPI02, 5=GPI1, 6=GPI2, 7=GPI3)
- 1-0 Secondary SDIN is obtained from (0=GPI01, 1=SCLK, 2=GPI02, 3=GPI1)

TSC[0:20h] - Codec Secondary Interface Control 2 (00h)

- 7-5 ADC WCLK is obtained from (0=GPI01, 1=SCLK, 2=MISO, 3=Reserved,
- 4 Reserved 4=GPI02, 5=GPI1, 6=GPI2, 7=GPI3)
- 3 Codec/ClockGen BCLK source (0=Primary BCLK, 1=Secondary BCLK)
- 2 Codec WCLK source (0=Primary WCLK, 1=Secondary WCLK)
- 1 Codec ADC_WCLK source (0=DAC_WCLK, 1=ADC_WCLK)
- 0 Codec SDIN source (0=Primary SDIN, 1=Secondary SDIN)

TSC[0:21h] - Codec Secondary Interface Control 3 (00h)

- 7 Primary BCLK output (0=Internally generated BCLK, 1=Secondary BCLK)
- 6 Secondary BCLK output (0=Primary BCLK, 1=Internally generated BCLK)
- 5-4 Primary WCLK output (0=DAC_fS, 1=ADC_fS, 2=Secondary WCLK, 3=Reserved)
- 3-2 Secondary WCLK output (0=Primary WCLK, 1=DAC_fS, 2=ADC_fS, 3=Reserved)
- 1 Primary SDOUT (0=SDOUT from codec, 1=Secondary SDIN)
- O Secondary SDOUT (O=Primary SDIN, 1=SDOUT from codec)

TSC[0:22h] - I2C Bus Condition (00h)

- 7-6 Reserved. Write only the reset value to these bits.
- 5 Accept I2C general-call address (0=No/Ignore, 1=Yes/Accept)

4-0 Reserved. Write only zeros to these bits.

TSC[0:23h] - Reserved (xxh)

1

7-0 Reserved. Write only zeros to these bits.

DSi TSC[0:24h..32h], Status and Interrupt Flags

```
TSC[0:24h] - ADC Flag Register (0xh) (R)
        ADC PGA applied gain = programmed gain (0=Differs, 1=Equal) (R)
 7
 6
        ADC powered
                                      (0=Powered down, 1=Powered up) (R)
        AGC saturated
                             (0=No/inrange, 1=Yes/saturated to max) (R)
     Reserved. Write only zeros to these bits.
Note on D5(?): Sticky flag blts. These are read-only bits. They are automatically cleared once they are read and are set only if the source trigger occurs again.
TSC[0:25h] - DAC Flag Register (00h) (R)
 7
        Left-channel DAC powered
                                              (0=Powered down, 1=Powered up) (R)
        Reserved. Write only zero to this bit.
       Left Headphone HPL driver powered
                                              (0=Powered down, 1=Powered up) (R)
 4
       Left-channel class-D driver powered (0=Powered down, 1=Powered up) (R)
 3
        Right-channel DAC powered
                                              (0=Powered down, 1=Powered up) (R)
       Reserved. Write only zero to this bit.
 1
       Right Headphone HPR driver powered (0=Powered down, 1=Powered up) (R)
        Right-channel class-D driver powered (0=Powered down, 1=Powered up) (R)
TSC[0:26h] - DAC Flag Register (00h) (R)
       Reserved. Do not write to these bits.
       Left-channel DAC PGA applied gain=programmed gain (0=Differs, 1=Equal)
 3-1 Reserved. Write only zeros to these bits.
        Right-channel DAC PGA applied gain=programmed gain (0=Differs, 1=Equal)
TSC[0:27h] - Overflow Flags (00h) (R)
       Left-Channel DAC Overflow Flag
 7
                                                  (0=None, 1=Overflow) (R)
        Right-Channel DAC Overflow Flag
                                                  (0=None, 1=Overflow) (R)
        DAC Barrel Shifter Output Overflow Flag
                                                  (0=None, 1=Overflow) (R)
 5
        Reserved. Write only zeros to these bits.
                                                  (0=None, 1=Overflow) (R)
        Delta-Sigma Mono ADC Overflow Flag
        Reserved. Write only zero to this bit.
```

ADC Barrel Shifter Output Overflow Flag (0=None, 1=Overflow) (R)

Reserved. Write only zero to this bit.

Sticky flag bIts. These are read-only bits. They are automatically cleared once they are read and are set only if the source trigger occurs again.

TSC[0:28h..2Bh] - Reserved (xxh)

7-0 Reserved. Write only the reset value to these bits.

TSC[0:2Ch] - Interrupt Flags DAC, sticky (00h..30h) (R)

- Short-circuit detected at HPL/left class-D driver (0=No, 1=Yes)Short-circuit detected at HPR/right class-D driver (0=No. 1=Yes)Headset button pressed (0=No, 1=Yes)
- 4 Headset insertion/removal is detected (0=No. 1=Yes)
- Left DAC signal power vs signal threshold of DRC (0=Less/Equal,1=Above)
- 2 Right DAC signal power vs signal threshold of DRC(0=Less/Equal,1=Above)
- 1 DAC miniDSP Engine Standard Interrupt-Port Output (0=Read 0, 1=Read 1)
- DAC miniDSP Engine Auxiliary Interrupt-Port Output (0=Read 0, 1=Read 1)

Sticky flag blts. These are read-only bits. They are automatically cleared once they are read and are set only if the source trigger occurs again.

TSC[0:2Dh] - Interrupt Flags ADC, sticky (00h..18h) (R)

- 7 Reserved. Write only zero to this bit.
- ADC signal power vs noise threshold for AGC (0=Greater, 1=Less)
- Reserved. Write only zeros to these bits.
- ADC miniDSP Engine Standard Interrupt Port Output (0=Read 0, 1=Read 1)
- 3 ADC miniDSP Engine Auxiliary Interrupt Port Output (0=Read 0, 1=Read 1)
- DC measurement using Delta Sigma Audio ADC (0=Not available, 1=Not available, too, uh?)
- 1-0 Reserved. Write only zeros to these bits.

Sticky flag blts. These are read-only bits. They are automatically cleared once they are read and are set only if the source trigger occurs again.

TSC[0:2Eh] - Interrupt Flags DAC, non-sticky? (00h..30h) (R)

- Short circuit detected at HPL/left class-D driver (0=No. 1=Yes)6
 - Short circuit detected at HPR/right class-D driver (0=No, 1=Yes)
- Headset button pressed (0=No, 1=Yes)
- Headset removal/insertion detected (0=Removal, 1=Insertion)
- Left DAC signal power vs signal threshold of DRC (0=Below, 1=Above)
- Right DAC signal power vs signal threshold of DRC (0=Below, 1=Above)
- DAC miniDSP Engine Standard Interrupt Port Output (0=Read 0, 1=Read 1)
- DAC miniDSP Engine Auxiliary Interrupt Port Output (0=Read 0, 1=Read 1)

This is (almost?) same as TSC[0:2Ch]. Maybe this is current state (non-sticky)?

TSC[0:2Fh] - Interrupt Flags ADC, non-sticky? (00h..18h) (R)

- 7
- Delta-sigma mono ADC signal power vs noise threshold for left AGC 6
- 5 Reserved (0=Greater, 1=Less)

- ADC miniDSP Engine Standard Interrupt Port Output (0=Read 0, 1=Read 1) 3
- ADC miniDSP Engine Auxiliary Interrupt Port Output (0=Read 0, 1=Read 1)
- DC measurement using Delta Sigma Audio ADC (0=Not available, 1=Not available, too, uh?)
- Reserved. Write only zeros to these bits.

This is (almost?) same as TSC[0:2Dh]. Maybe this is current state (non-sticky)?

TSC[0:30h] - INT1 Control Register (Select INT1 Sources) (00h)

TSC[0:31h] - INT2 Control Register (Select INT2 Sources) (00h)

-	7	Headset-insertion detect	(0=0ff,	1=0n)
(6	Button-press detect	(0=0ff,	1=0n)
į	5	DAC DRC signal-power	(0=0ff,	1=0n)
4	4	ADC AGC noise	(0=0ff,	1=0n)
3	3	Short-circuit	(0=0ff,	1=0n)
2	2	Engine-generated	(0=0ff,	1=0n)
	1	DC measurement using Delta Sigma Audio ADC data-available	(0=0ff,	1=0n)
	^		- · ·	

INT duration (0=Pulse Once, 1=Pulse Repeatedly until Acknowledge)

Bit1-7 select which sources shall trigger INT1/INT2, a few more sources can be selected in TSC[0:32h].Bit5-7.

Bit0 selects how the INT1/INT2 signal shall be pulsed (once with 2ms length, or repeating every 4ms with 50% duty, until it gets acknowledged by reading TSC[0:2Ch,2Dh,32h]).

TSC[0:32h] - INT1 and INT2 Control Register (00h)

INT1 upon SAR measurement data-out-of-threshold range (0=0ff, 1=0ff?)INT1 upon Pen touch/SAR data-available 6 (0=0ff, 1=0n)INT2 upon SAR measurement data-out-of-threshold range (0=0ff, 1=0ff?)Reserved Pen touch detected (0=No, 1=Touch)(R) Data available for read (0=No. 1=Available) (R) SAR data out of programmed threshold range (0=No, 1=Out) (R) Reserved. Write only the default value to this bit. (R)

DSi TSC[0:33h..3Bh], Pin Control

TSC[0:33h] - GPIO1 In/Out Pin Control (00h..C2h)

TSC[0:34h] - GPIO2 In/Out Pin Control (00h..C2h)

- 7-6 Reserved. Do not write any value other than reset value. 5-2
 - GPIOx Mode (R/W)
 - 0 = GPIOx disabled (input and output buffers powered down)
 - 1 = GPIOx input mode (as secondary BCLK/WCLK/SDIN input, or as ADC WCLK input, Dig Mic In or in ClockGen block)

```
2 = GPIOx input mode (as GPI general-purpose input)
          3 = GPIOx output = general-purpose output
          4 = GPIOx output = CLKOUT output
          5 = GPIOx output = INT1 output
          6 = GPIOx output = INT2 output
          7 = GPIOx output = ADC WCLK output for codec interface
          8 = GPIOx output = secondary BCLK output for codec interface
          9 = GPIOx output = secondary WCLK output for codec interface
          10 = GPIOx output = ADC MOD CLK output for the digital microphone
          11 = GPIOx output = secondary SDOUT for codec interface
          12 = GPIOx output = TouchScreen/SAR ADC interrupt (active-low).
         13-15 = Reserved
                                                        as PINTDAV signal
 1
       GPIOx input buffer value (0 or 1)
                                                                  (R)
 0
       GPIOx general-purpose output value (0 or 1)
                                                                  (R/W)
TSC[0:35h] - SDOUT (OUT Pin) Control (12h)
 7-5 Reserved
       SDOUT bus keeper (0=Enabled, 1=Disabled)
 4
 3-1 SDOUT Mode
          0 = SDOUT disabled (output buffer powered down)
         1 = SDOUT = primary SDOUT output for codec interface
          2 = SDOUT = general-purpose output
          3 = SDOUT = CLKOUT output
          4 = SDOUT = INT1 output
          5 = SDOUT = INT2 output
         6 = SDOUT = secondary BCLK output for codec interface
         7 = SDOUT = secondary WCLK output for codec interface
       SDOUT general-purpose output value (0 or 1)
 0
TSC[0:36h] - SDIN (IN Pin) Control (02h or 03h)
 7-3 Reserved
 2-1 SDIN Mode
          0 = SDIN disabled (input buffer powered down)
         1 = SDIN enabled (as codec SDIN, Dig Mic In, or in ClockGen block)
         2 = SDIN enabled (as GPI general-purpose input)
          3 = Reserved
       SDIN input-buffer value (0 or 1)
 0
                                                                  (R)
TSC[0:37h] - MISO (OUT Pin) Control (02h)
       Reserved
 7-5
 4-1
       MISO Mode
          0 = MISO disabled (output buffer powered down)
         1 = MISO = MISO output for SPI interface (or disabled for I2C)
          2 = General-purpose output
```

```
3 = MISO = CLKOUT output
          4 = MISO = INT1 output
          5 = MISO = INT2 output
          6 = MISO = ADC WCLK output for codec interface
         7 = MISO = ADC MOD CLK output for the digital microphone
          8 = MISO = secondary SDOUT for codec interface
          9 = MISO = secondary BCLK output for codec interface
          10 = MISO = secondary WCLK output for codec interface
          11-15 = Reserved
 0
       MISO general-purpose output value (0 or 1)
TSC[0:38h] - SCLK (IN Pin) Control (02h..03h)
 7-3 Reserved
       SCLK Mode
 2 - 1
         0 = SCLK disabled (input buffer powered down)
          1 = SCLK enabled (for the SPI interface)
         2 = SCLK enabled (as a GPI general-purpose input)
          3 = SCLK enabled (as secondary SDIN/BCLK/WCLK input,
                            or as ADC WCLK input, or Dig Mic In)
 0
        SCLK input buffer value (0 or 1)
                                                                  (R)
TSC[0:39h] - GPI1 and GPI2 Pin Control (00h..11h)
       Reserved. Write only zero to this bit.
 6-5 GPI1 Mode
          0 = GPI1 disabled (input buffer powered down)
         1 = GPI1 enabled (as secondary SDIN/BCLK/WCLK input, or ADC WCLK inp)
          2 = GPI1 enabled (as a GPI general-purpose input)
          3 = Reserved (unlike below GPI2)
       GPI1 pin value (0 or 1)
       Reserved. Write only zero to this bit.
       GPI2 Mode
          0 = GPI2 disabled (input buffer powered down)
         1 = GPI2 enabled (as secondary BCLK/WCLK input, or ADC WCLK input)
          2 = GPI2 enabled (as a GPI general-purpose input)
          3 = GPI2 enabled (as an HP SP input)
       GPI2 pin value (0 or 1)
TSC[0:3Ah] - GPI3 Pin Control (00h..10h)
       Reserved. Write only zero to this bit.
 7
 6-5 GPI3 Mode
         0 = GPI3 disabled (input buffer powered down)
         1 = GPI3 enabled (as secondary BCLK/WCLK input, or ADC WCLK input)
         2 = GPI3 enabled (as a GPI general purpose input)
          3 = Reserved (Undocumented - used by DSi?)
```

```
GPI3 pin value (0 or 1)
3-0 Reserved. Write only zeros to these bits.
```

TSC[0:3Bh] - Reserved (xxh)

7-0 Reserved. Write only zeros to these bits.

DSi TSC[0:3Ch..55h], DAC/ADC and Beep

TSC[0:3Ch] - DAC Instruction Set (01h) Reserved. Write only default value. DAC Signal Processing Block = DAC miniDSP is used for signal processing

26..31 = Reserved. Do not use.

TSC[0:3Dh] - ADC Instruction Set (04h)

- 7-5 Reserved. Write only default values.
- 4-0 ADC Signal Processing Block
 - = ADC miniDSP is used for signal processing
 - 1...3 = Reserved
 - 4..6 = ADC Signal Processing Block PRB R4 .. PRB R6

1..25 = DAC Signal Processing Block PRB P1 .. PRB P25

- 7...9 = Reserved
- 10..12 = ADC Signal Processing Block PRB R10 .. PRB R12
- 13...15 = Reserved
- 16..18 = ADC Signal Processing Block PRB R16 .. PRB R18
- 19..31 = Reserved. Do not write these sequences to these bits.

TSC[0:3Eh] - Programmable Instruction Mode-Control Bits (00h)

- 7 Reserved
- ADC miniDSP Engine Auxiliary Control bit A (0 or 1)
- ADC miniDSP Engine Auxiliary Control bit B (0 or 1)
- Reset ADC miniDSP instruction counter at start of new frame (0=Yes)
- 3 Reserved
- DAC miniDSP Engine Auxiliary Control bit A (0 or 1)
- DAC miniDSP Engine Auxiliary Control bit B (0 or 1) 1
- Reset DAC miniDSP instruction counter at start of new frame (0=Yes)

Above DAC/ADC bit A and B can be used for conditional instructions like JMP.

TSC[0:3Fh] - DAC Data-Path Setup (14h)

Left-channel DAC 7 (0=Powered down, 1=Powered up)

```
6
        Right-channel DAC
                                     (0=Powered down, 1=Powered up)
 5-4 Left-channel DAC data path (0=0ff, 1=Left Data, 2=Right Data, 3=Both)
 3-2 Right-channel DAC data path (0=0ff, 1=Right Data, 2=Left Data, 3=Both)
 1-0 DAC channel volume control soft-stepping (0=One step per sample,
         1=One step per 2 samples, 2=Disabled, 3=Reserved)
Wheras, Both=((L+R)/2).
TSC[0:40h] - DAC Volume Control (0Ch)
 7-4 Reserved. Write only zeros to these bits.
       Left-channel DAC (0=Not muted, 1=Muted)
 2
        Right-channel DAC (0=Not muted, 1=Muted)
 1-0 DAC Mono/Stereo Volume
          0: Use Left/Right volume control for Left/Right channels ("stereo")
          1: Use Right volume control for Both channels
                                                                     ("mono")
          2: Use Left volume control for Both channels
                                                                     ("mono")
          3: Same as 0
                                                                     ("stereo")
TSC[0:41h] - DAC Left Volume Control (00h)
TSC[0:42h] - DAC Right Volume Control (00h)
 7-0 Digital gain in 0.5dB units (-127...+48 = -63.5dB...+24dB, 0ther=Reserved)
TSC[0:43h] - Headset Detection (00h..60h)
 7
        Headset detection Enable (0=Disabled, 1=Enabled)
 6-5 Headset detection (0=None, 1=Headset, 2=Reserved, 3=Headset+Mic) (R)
 4-2 Debounce for Glitch Rejection During Headset Detection
          (0..5 = 16ms, 32ms, 64ms, 128ms, 256ms, 512ms, 6..7=Reserved)
          (when TSC[3:10h] set to 1MHz)
 1-0 Debounce for Glitch Rejection During Headset Button-Press Detection
          (0..3 = 0 \text{ms}, 8 \text{ms}, 16 \text{ms}, 32 \text{ms}) (when TSC[3:10h] set to 1MHz)
Sampling is 8x faster than above timings (eg. time=32ms uses 4ms sampling).
TSC[0:44h] - DRC Control 1 (0Fh)
        Reserved. Write only the reset value to these bits.
 7
        DRC for left channel (0=Disabled, 1=Enabled)
       DRC for right channel (0=Disabled, 1=Enabled)
       DRC threshold (0..7 = -3dB, -6dB, -9dB, -12dB, -15dB, -18dB, -21dB, -24dB)
       DRC hysteresis (0...3 = +0dB, +1dB, +2dB, +3dB)
 1-0
TSC[0:45h] - DRC Control 2 (38h)
        Reserved. Write only the reset value to these bits.
       DRC Hold Time
          0 = DRC Hold Disabled
                                         ;-disable
```

```
= 32 DAC Word Clocks
            = 64 DAC Word Clocks
          3 = 128 DAC Word Clocks
            = 256 DAC Word Clocks
                                          powers of 2
            = 512 DAC Word Clocks
            = 1024 DAC Word Clocks
          7 = 2048 DAC Word Clocks
          8 = 4096 DAC Word Clocks
          9 = 8192 DAC Word Clocks
          10 = 16384 DAC Word Clocks
          11 = 1*32768 DAC Word Clocks
          12 = 2*32768 DAC Word Clocks
          13 = 3*32768 DAC Word Clocks
                                        ; multiples of 32768
          14 = 4*32768 DAC Word Clocks
          15 = 5*32768 DAC Word Clocks ;/
       Reserved. Write only the reset value to these bits.
TSC[0:46h] - DRC Control 3 (00h)
 7-4 DRC attack rate, "(4 SHR N) dB per DAC Word Clock"
        (0=4dB, 1=2dB, 2=1dB, ..., 15=0.000122dB per DAC Word Clock)
 3-0 DRC decay rate, "(1 SHR (N+6)) dB per DAC Word Clock"
        (0=0.0156dB, 1=0.00781dB, ..., 15=0.000000476dB per DAC Word Clock)
TSC[0:47h] - Beep Generator and Left Beep Volume (00h)
        Beep Generator Enable (0=Disabled/Duration ended, 1=Enabled/Busy)
          (self-clearing based on beep duration)
       Auto beep generator on pen touch (0=Disabled, 1=Enabled)
 6
          (CODEC CLKIN should be available for this and is
          used whenever touch is detected).
 5-0 Left-channel beep volume control "(2-N)dB" (0..63 = +2dB ... -61dB)
The beep generator is only available in PRB P25 DAC processing mode.
TSC[0:48h] - Beep Generator and Right Beep Volume (00h)
 7-6 Beep Mono/Stereo Volume
         0: Use Left/Right volume control for Left/Right channels ("stereo")
          1: Use Right volume control for Both channels
                                                                    ("mono")
          2: Use Left volume control for Both channels
                                                                    ("mono")
          3: Same as 0
                                                                    ("stereo")
 5-0 Right-channel beep volume control "(2-N)dB" (0..63 = +2dB ... -61dB)
The beep generator is only available in PRB P25 DAC processing mode.
TSC[0:49h,4Ah,4Bh] - Beep Length MSB,MID,LSB (0000EEh)
 23-0 Number of samples for which beep need to be generated (24bit)
```

Create PDF in your applications with the Pdfcrowd HTML to PDF API

TSC[0:4Ch,4Dh] - Beep Frequency Sin(x) MSB,LSB (10D8h)

TSC[0:4Eh,4Fh] - Beep Frequency Cos(x) MSB,LSB (7EE3h)

15-0 Beep Frequency sin/cos values (16bit, each)

These registers should be set to sin(2pi*fin/fS) and cos(2pi*fin/fS) accordingly; where fin is the beep frequency and fS is the DAC sample rate.

TSC[0:50h] - Reserved (xxh)

7-0 Reserved. Write only the reset value to these bits.

TSC[0:51h] - ADC Digital Mic (00h)

- 7 ADC channel (0=Powered Down, 1=Powered Up)
- 6 Reserved
- 5-4 Digital microphone input (0=GPIO1, 1=SCLK, 2=SDIN, 3=GPIO2)
- 3 Digital microphone for delta-sigma mono ADC channel (0=0ff, 1=0n)
- 2 Reserved
- 1-0 ADC channel volume control soft-stepping (0=0ne step per sample, 1=0ne step per 2 samples, 2=Disabled, 3=Reserved)

TSC[0:52h] - ADC Digital Volume Control Fine Adjust (80h)

- 7 ADC channel (0=Not muted, 1=Muted)
- O=0dB, 1=-0.1dB, 2=-0.2dB, 3=-0.3dB, 4=-0.4dB, 5..7=Reserved
- 3-0 Reserved. Write only zeros to these bits.

TSC[0:53h] - ADC Digital Volume Control Coarse Adjust (00h)

- 7 Reserved
- 6-0 Delta-Sigma Mono ADC Channel Volume Control Coarse Gain

```
0..39 = Reserved
40 = -12 dB
39 = -11.5 dB
...
```

103 = +19.5 dB 104 = +20 dB 105...127 = Reserved

TSC[0:54h,55h] - Reserved (xxh)

7-0 Reserved. Write only the reset value to these bits.

DSi TSC[0:56h..7Fh], AGC and ADC

```
TSC[0:56h] - AGC Control 1 (00h)
        AGC (0=Disabled, 1=Enabled)
 7
       AGC target level
                            (0=-5.5dB, 1=-8dB, 2=-10dB, 3=-12dB,
                             4=-14dB, 5=-17dB, 6=-20dB, 7=-24dB)
 3-0
       Reserved. Write only zeros to these bits.
TSC[0:57h] - AGC Control 2 (00h)
 7-6 AGC hysterysis setting (0=1dB, 1=2dB, 2=4dB, 3=Disable AGC hysterysis)
 5-1 AGC noise threshold (and silence detection)
            = AGC noise/silence detection is disabled.
         1 = AGC noise threshold = -30dB
          2 = AGC noise threshold = -32dB
          3 = AGC noise threshold = -34dB
          29 = AGC noise threshold = -86dB
          30 = AGC noise threshold = -88dB
          31 = AGC noise threshold = -90dB
       Reserved. Write only zero to this bit.
 0
TSC[0:58h] - AGC Maximum Gain (7Fh, uh that's 7Fh=Reserved?)
       Reserved. Write only zero to this bit.
       AGC maximum gain in 0.5dB units (0..119=0..+59.5dB, 120..127=Reserved)
 6-0
TSC[0:59h] - AGC Attack Time (00h)
TSC[0:5Ah] - AGC Decay Time (00h)
 7-3 AGC attack/decay time, (N*2+1)*32/fS (0...31 = 1*32/fS ... 63*32/fS)
 2-0 AGC attack/decay time Multiply factor, 1 SHL N (0..7 = 1..128)
Whereas, fS is the ADC sample rate.
TSC[0:5Bh] - AGC Noise Debounce (00h)
 7-5 Reserved. Write only zeros to these bits.
 4-0 AGC noise debounce
         0..5 = 0/fS, 4/fS, 8/fS, 16/fS, 32/fS, 64/fS
                                                             ;\powers of 2
          6..10 = 128/fS, 256/fS, 512/fS, 1024/fS, 2048/fS;/
         11...14 = 1*4096/fS, 2*4096/fS, 3*4096/fS
                                                             :\multiples
         14...31 = 4*4096/fS, ..., 20*4096/fS, 21*4096/fS
                                                             ;/of 4096
TSC[0:5Ch] - AGC Signal Debounce (00h)
 7-4 Reserved. Write only zeros to these bits.
 3-0 AGC signal debounce
         0..5 = 0/fS, 4/fS, 8/fS, 16/fS, 32/fS, 64/fS
                                                             ;\powers of 2
```

```
6...9 = 128/fS, 256/fS, 512/fS, 1024/fS
          10...13 = 1*2048/fS, 2*2048/fS, 3*2048/fS
                                                              ;\multiples
          13...15 = 4*2048/fS, 5*2048/fS, 6*2048/fS
                                                              ;/of 2048
TSC[0:5Dh] - AGC Gain-Applied Reading (xxh) (R)
 7-0 Gain applied by AGC in 0.5dB units (-24..+119 = -12dB..+59.5dB)
TSC[0:5Eh...65h] - Reserved (xxh)
 7-0 Reserved. Do not write to these registers.
TSC[0:66h] - ADC DC Measurement 1 (00h)
       DC measurement for mono ADC channel (0=Disabled, 1=Enabled)
 6
        Reserved. Write only reset value.
 5
       DC measurement is done based on
          0: 1st order sinc filter with averaging of 2^D.
          1: 1st order low-pass IIR filter whose coefficients
              are calculated based on D value.
       DC Meaurement D setting (1...20 = D=1 ... D=20) (0 \text{ or } 21...31=\text{Reserved})
TSC[0:67h] - ADC DC Measurement 2 (00h)
       Reserved. Write only reset value.
 6
       DC measurement data update (0=Enabled, 1=Disabled/allow stable reading)
        (Disabled: user can read the last updated data without corruption)
 5
        For IIR based DC measurement, the measurment value is
          0: the instantaneous output of the IIR filter
          1: update before periodic clearing of the IIR filter
       IIR based DC measurment, average time setting:
 4 - 0
                  Infinite average is used
          1
                  Averaging time is 2^1 ADC modulator clock periods
                  Averaging time is 2^2 ADC modulator clock periods
                  Averaging time is 2^19 ADC modulator clock periods
          19
                  Averaging time is 2^20 ADC modulator clock periods
          21..31 Reserved. Don't use.
TSC[0:68h,69h,6Ah] - ADC DC Measurement Output MSB,MID,LSB (R) (000000h)
 23-0 ADC DC Measurement Output (24bit)
TSC[0:6Bh...73h] - Reserved (xxh)
 7-0 Reserved. Do not write to these registers.
```

Create PDF in your applications with the Pdfcrowd HTML to PDF API

TSC[0:74h] - VOL/MICDET-Pin SAR ADC - Volume Control (00h)

```
7
        DAC volume control is controlled by,
          0: controlled by control register (7-bit Vol ADC is powered down)
          1: controlled by pin.
        Clock for the 7-bit Vol ADC for pin volume control,
  6
          0: Internal on-chip RC oscillator
          1: External MCLK
  5-4 Hysteresis
          0: No hysteresis for volume control ADC output
          1: Hysteresis of +/-1 bit
          2: Hysteresis of +/-2 bits
          3: Reserved. Do not write this sequence to these bits.
        Reserved. Write only reset value.
  2-0 Throughput of the 7-bit Vol ADC for pin volume control,
        When Bit6=1 and external MCLK is 12MHz:
          (0..7=15.625Hz, 31.25Hz, 62.5Hz, 125Hz, 250Hz, 500Hz, 1000Hz, 2000Hz)
        When Bit6=0 (use Internal oscillator):
          (0..7=10.68Hz, 21.35Hz, 42.71Hz, 85Hz?, 170Hz, 340Hz, 680Hz, 1370Hz)
TSC[0:75h] - VOL/MICDET-Pin Gain (xxh) (R)
        Reserved. Write only zero to this bit.
  6-0
       Gain applied by pin volume control
          0 = +18 \text{ dB}
          1 = +17.5 \text{ dB}
          2 = +17 \text{ dB}
          35 = +0.5 \text{ dB}
          36 = 0 dB
          37 = -0.5 \, dB
          89 = -26.5 \, dB
          90 = -27 \, dB
                           ;below in 1dB steps instead of 0.5dB steps !
          91 = -28 \text{ dB}
          125 = -62 \text{ dB}
          126 = -63 \text{ dB}
          127 = Reserved
TSC[0:76h...7Fh] - Reserved (xxh)
```

7-0 Reserved. Do not write to these registers.

DSi TSC[1:xxh], DAC and ADC Routing, PGA, Power-Controls and MISC Logic

TSC[1:01h..1Dh] - Reserved (xxh)

7-0 Reserved. Do not write to these registers.

TSC[1:1Eh] - Headphone and Speaker Amplifier Error Control (00h)

- 7-2 Reserved
- 1 Reset HPL/HPR power-up bits upon short-circuit detect (0=Yes, 1=No)
- O Reset SPL/SPR power-up bits upon short-circuit detect (0=Yes, 1=No)

The HPL/HPR auto-reset occurs only if TSC[1:1Fh].Bit1=1 (action=power down).

TSC[1:1Fh] - Headphone Drivers (04h)

- 7 HPL output driver (0=Powered down, 1=Powered up)
- 6 HPR output driver (0=Powered down, 1=Powered up)
- 5 Reserved. Write only zero to this bit.
- 4-3 Output common-mode voltage (0=1.35V, 1=1.5V, 2=1.65V, 3=1.8V)
- 2 Reserved. Write only 1 to this bit. (!!!)
- Action when short-circuit protection is enabled/detected, 0=Limit the maximum current to the load.
 1=Power down the output driver.
- O Short-circuit detected on the headphone driver (0=No, 1=Yes) (R)

TSC[1:20h] - Class-D Speaker Amplifier (06h)

- 7 Left-channel class-D output driver (0=Powered down, 1=Powered up)
- 6 Right-channel class-D output driver (0=Powered down, 1=Powered up)
- 5-1 Reserved. Write only the reset value (00011b) to these bits (!!!)
- O Short-circuit is detected on the class-D driver (0=No, 1=Yes) (R)

Bit0 is Valid only if class-D amplifier is powered up. For short-circuit flag sticky bit, see TSC[0:2Ch].

TSC[1:21h] - HP Output Drivers POP Removal Settings (3Eh)

- If power down sequence is activated by device software power down using TSC[1:2Eh].Bit7 then power down DAC,
 - 0: simultaneously with the HP and SP amplifiers.
 - 1: after HP and SP amplifiers are completely powered down.

(the latter setting is to optimize power-down POP).

- 6-3 Driver power-on time (at 8.2MHz) (1=15.3us, 2=153us, 3=1.53ms, 4=15.3ms,5=76.2ms, 6=153ms, 7=304ms, 8=610ms, 9=1.22s, 10=3.04s, 11=6.1s, 12..15=Reserved)
- 2-1 Driver ramp-up step time (8.2MHz) (0=0ms, 1=0.98ms, 2=1.95ms, 3=3.9ms)
- Weakly driven output common-mode voltage is generated from, 0=resistor divider of the AVDD supply. 1=band-gap reference.

TSC[1:22h] - Output Driver PGA Ramp-Down Period Control (00h) Reserved. Write only the reset value to this bit. (USED on DSi!) 6-4 Speaker Power-Up Wait Time (at 8.2MHz) (0=0 ms, 1=3.04 ms, 2=7.62 ms, 3=12.2 ms, 4=15.3 ms, 5=19.8 ms, 6=24.4 ms, 7=30.5 ms) 3-0 Reserved. Write only the reset value to these bits. TSC[1:23h] - DAC L and DAC R Output Mixer Routing (00h) (0=Nowhere, 1=To L-Mixer, 2=Direct to HPL, 3=Reserved) 7-6 DAC L route MIC input routed to the left-channel mixer amplifier (0=No, 1=Yes)AUX1 input routed to the left-channel mixer amplifier (0=No, 1=Yes)(0=Nowhere, 1=To R-Mixer, 2=Direct to HPR, 3=Reserved) 3-2 DAC R route AUX1 input routed to the right-channel mixer amplifier (0=No. 1=Yes)HPL driver output routed to HPR driver (for differential) (0=No, 1=Yes) TSC[1:24h] - Analog Volume to HPL (Left Headphone) (7Fh) TSC[1:25h] - Analog Volume to HPR (Right Headphone) (7Fh) TSC[1:26h] - Analog Volume to SPL (Left Speaker) (7Fh) TSC[1:27h] - Analog Volume to SPR (Right Speaker) (7Fh) Analog volume control routed to HPx/SPx output driver (0=No, 1=Yes) 6-0 Analog volume control gain (non-linear) (0 dB to -78 dB) See Table 5-37 and Table 5-38, uh? TSC[1:28h] - HPL Driver (Left Headphone) (02h) TSC[1:29h] - HPR Driver (Right Headphone) (02h) Reserved. Write only zero to this bit. 6-3 HPx driver PGA (0...9 = 0dB...9dB. 10...15 = Reserved)HPx driver (0=Muted, 1=Not muted) HPx driver during power down (0=Weakly driven to a common mode, 1=High-impedance) 0 All programmed gains to HPx have been applied (0=Not yet, 1=Yes/all) (R) TSC[1:2Ah] - SPL Driver (Left Speaker) (00h) TSC[1:2Bh] - SPR Driver (Right Speaker) (00h) 7-5 Reserved. Write only zeros to these bits. 4-3 SPx class-D driver output stage gain (0=6dB, 1=12dB, 2=18dB, 3=24dB) SPx class-D driver (0=Muted, 1=Not muted) Reserved. Write only zero to this bit. 1 All programmed gains to SPx have been applied (0=Not yet, 1=Yes/all) (R)

TSC[1:2Ch] - HP Driver Control (00h)

- 7-5 Debounce time for the headset short-circuit detection (0..7 = 0us, 8us, 16us, 32us, 64us, 128us, 256us) (when TSC[3:10h] set to 1MHz)
- 4-3 DAC Performance (0=Normal, 1=Increased, 2=Reserved, 3=Further Increased) (increased: by increased current, further: by increased current gain)
- 2 HPL output driver type (0=Headphone, 1=Lineout)
- 1 HPR output driver type (0=Headphone, 1=Lineout)
- O Reserved. Write only zero to this bit.

The clock used for the debounce has a clock period = debounce duration/8.

TSC[1:2Dh] - Reserved (xxh)

7-0 Reserved. Do not write to these registers.

TSC[1:2Eh] - MICBIAS (00h)

- 7 Device software power-down (0=Disabled, 1=PowerDown?-Enabled)
- 6-4 Reserved. Write only zeros to these bits.
- 3 Programmed MICBIAS is powered up when,
 - 0: not if headset detection is enabled but headset isn't inserted.
 - 1: always, even if headset isn't inserted.
- 2 Reserved. Write only zero to this bit.
- 1-0 MICBIAS output (0=0ff, 1=2V, 2=2.5V, 3=AVDD)

TSC[1:2Fh] - MIC PGA (80h)

- 7 MIC PGA (0=Controlled by bits6-0, 1=Force 0dB)
- 6-0 PGA in 0.5dB units (0..119 = 0..59.5dB, 120..127 = Reserved)

TSC[1:30h] - P-Terminal Delta-Sigma Mono ADC Channel Fine-Gain Input (00h)

- 7-6 MIC to MIC PGA feed-forward (0=0ff, 1=10k0hm, 2=20k0hm, 3=40k0hm)
- 5-4 AUX1 to MIC PGA feed-forward (0=0ff, 1=10k0hm, 2=20k0hm, 3=40k0hm)
- 3-2 AUX2 to MIC PGA feed-forward (0=0ff, 1=10k0hm, 2=20k0hm, 3=40k0hm)
- 1-0 Reserved. Write only zeros to these bits.

Program Bit7-6 of registers TSC[1:30h] and TSC[1:31h] with same value. Input impedance selection affects the microphone PGA gain. See the Analog Front End section for details.

TSC[1:31h] - M-Terminal ADC Input Selection (00h)

- 7-6 CM to MIC PGA feed-forward (0=0ff, 1=10k0hm, 2=20k0hm, 3=40k0hm)
- 5-4 AUX2 to MIC PGA feed-forward (0=0ff, 1=10k0hm, 2=20k0hm, 3=40k0hm)
- 3-0 Reserved. Write only zeros to these bits.

Program Bit7-6 of registers TSC[1:30h] and TSC[1:31h] with same value. Input impedance selection affects the microphone PGA gain. See the Analog Front End section for details.

TSC[1:32h] - Input CM Settings (00h) 7 MIC input (0=Floating, 1=Connected to CM internally) (when not used for MIC PGA and analog bypass) 6 AUX1 input (0=Floating, 1=Connected to CM internally) (when not used for MIC PGA and analog bypass) 5 AUX2 input (0=Floating, 1=Connected to CM internally) (when not used for MIC PGA) 4-1 Reserved. Write only zeros to these bits. 0 All programmed gains to ADC have been applied (0=Not yet, 1=Yes/all) (R)

TSC[1:33h..FFh] - Reserved (xxh)

7-0 Reserved. Write only the reset value to these bits.

DSi TSC[3:xxh], Touchscreen/SAR Control and TSC[FCh:xxh], Buffer

TSC[3:01h] - Reserved (xxh)

7-0 Reserved. Write only the reset value to these bits.

TSC[3:02h] - **SAR ADC Control** 1 (00h)

- 7 Stop (0=Normal mode, 1=Stop conversion and power down SAR ADC)
- 6-5 SAR ADC resolution (0=12bit, 1=8bit, 2=10bit, 3=12bit)
- 4-3 SAR ADC clock divider
 - 0 = 1 (Use for 8bit resolution mode only) (This divider is only for the conversion clock generation, not for other logic.)
 - 1 = 2 (Use for 8bit/10bit resolution mode only)
 - 2 = 4 (Recommended for better performance in 8bit/10bit mode)
 - 3 = 8 (Recommended for better performance in 12bit mode) (See Figure 5-40, uh?)
- 2 Filter used for on-chip data averaging (0=Mean, 1=Median) (if enabled)
- 1-0 On-chip data averaging for mean/median filter
 - 0 = On-chip data averaging disabled
 - 1 = 4-data averaging (mean), or 5-data averaging (median)
 - 2 = 8-data averaging (mean), or 9-data averaging (median)
 - 3 = 16-data averaging (mean), or 15-data averaging (median)

TSC[3:03h] - **SAR ADC Control 2 (00h)**

- 7 Conversions controlled,
 - 0: Host-controlled conversions
 - 1: Self-controlled conversions for touch screen based on pen touch
- 6 Reserved. Write only zero to this bit.

```
Conversion mode
 5-2
          0 = No scan
          1 = Scan X/Y
                               ;\Even in host-controlled mode ;\until either
          2 = Scan X/Y/Z1/Z2
                                                              ; pen is lifted,
          3 = Scan X
                                                              ; or a stop bit
          4 = Scan Y
                               ; Only in self-controlled mode ; TSC[3:02h].Bit7
          5 = Scan Z1/Z2
                                                              ;/is sent
          6 = VBAT measurement
          7 = AUX2 measurement
          8 = AUX1 measurement
          9 = Auto scan. Sequence used is AUX1, AUX2, VBAT.
              Each of these inputs can be enabled or disabled independently
             using TSC[3:13h], and with that sequence is modified accordingly.
             Scan continues until stop bit TSC[3:02h].Bit7 is sent,
             or Bit5-2 of this register are changed.
         10 = TEMP1 measurement
        11 = Port scan: AUX1, AUX2, VBAT
        12 = TEMP2 measurement
        13-15 = Reserved. Do not write these sequences to these bits.
 1-0 Interrupt pin (GPI01 or GPI02 pin)
          0 = PEN-interrupt
                              /PENIRO (active low)
          1 = Data-available /DATA AVA (active low)
         2 = PEN-interrupt PENIRQ and Data-available DATA AVA (active high)
          3 = Reserved
TSC[3:04h] - Precharge and Sense (00h)
        Pen touch detection (0=Enabled, 1=Disabled)
 6-4 Precharge time before touch detection
        (0..7 = 0.25us, 1us, 3us, 10us, 30us, 100us, 300us, 1000us)
        (when TSC[3:11h] set to 8MHz)
        Reserved. Write only zero to this bit.
      Sense time during touch detection
        (0..7 = 1us, 2us, 3us, 10us, 30us, 100us, 300us, 1000us)
        (when TSC[3:11h] set to 8MHz)
TSC[3:05h] - Panel Voltage Stabilization (00h)
 7-6 SAR comparator bias current (0=Normal, 1..3=Increase by 25%, 50%, 100%)
       (use Increase to support higher conversion clock)
       Sample duration (0=Default, 1=Doubled; for higher impedance)
 4-3 Reserved. Write only zeroes to these bits.
      Panel voltage stabilization time before conversion
        (0..7 = 0.25us, 1us, 3us, 10us, 30us, 100us, 300us, 1000us)
        (when TSC[3:11h] set to 8MHz)
```

TSC[3:06h] - Voltage Reference (20h)

- Reference for Non-touch-screen Measurement (0=External, 1=Internal)
- 6 Internal reference voltage (0=1.25V, 1=2.5V)
- 5 Internal reference powered (0=Always, 1=Only during conversion)
- 4 Reserved
- 3-2 Reference Stabilization Time before Conversion
 - (0=0us, 1=100us, 2=500us, 3=1ms) (when TSC[3:11h] set to 8MHz)
- 1 Reserved
- Battery measurement input (0=VBAT<=VREF, 1=VBAT=BAT)</pre>

TSC[3:07h,08h] - Reserved (xxh)

7-0 Reserved. Write only the reset value to these bits.

TSC[3:09h] - Status Bits 1 (40h) (R)

7	Pen Touch detected	(0=Not detected, 1=Detected)	(R)
_		(0	/ - \

- 6 ADC Ready (0=Busy, 1=Ready) (R)
- 5 New data is available (0=None, 1=Yes) (R)
- 4 Reserved. Write only the reset value to this bit.
- New X data is available (0=None, 1=Yes) (R)
- New Y data is available (0=None, 1=Yes) (R)
- New 7 data is available (0=None, 1=Yes) (R)
- 0 New Z2 data is available (0=None, 1=Yes) (R)

Bit0-3 and Bit5 are not valid for the buffer mode.

Bit0-3 are cleared after reading the corresponding data.

Bit5 is cleared after completely reading ALL data.

TSC[3:0Ah] - Status Bits 2 (00h) (R)

- 7 New AUX1 data is available (0=None, 1=Yes) (R)
- New AUX2 data is available (0=None, 1=Yes) (R)
- New VBAT data is available (0=None, 1=Yes) (R)
- 4-2 Reserved. Write only zeros to these bits.
- 1 New TEMP1 data is available (0=None, 1=Yes) (R)
- 0 New TEMP2 data is available (0=None, 1=Yes) (R)

Bit0-1 and Bit5-7 are not valid for the buffer mode.

Bit0-1 and Bit5-7 are cleared after reading the corresponding data.

TSC[3:0Bh,0Ch] - Reserved (xxh)

7-0 Reserved. Write only the reset value to these bits.

TSC[3:0Dh] - Buffer Mode (03h)

```
Buffer Mode Enable (0=Disabled, Enabled)
    (when disabled: RDPTR/WRPTR/TGPTR are set to their default values)
Buffer Mode Type (0=Countinuos-conversion, 1=Single-shot)
Trigger level for conversion "(N+1)*8*number of converted data"
    0..7 = (8..64)*number of converted data
    uh, does "X*number of converted data" mean "after X conversions"?
Reserved
Buffer Full (0=No, 1=Full; contains 64 unread converted data) (R)
Buffer Empty (0=No, 1=Empty; contains 0 unread converted data) (R)
```

TSC[3:0Eh] - Reserved / Undocumented (read by DSi for Pen Down Test) (0Fh)

7-0 Reserved. Write only the reset value to these bits.

TSC[3:0Fh] - Scan Mode Timer (40h)

```
Programmable delay for Touch-screen measurement (0=Disable, 1=Enable)

6-4 Programmable interval timer delay
   (0..7 = 8ms, 1ms, 2ms, 3ms, 4ms, 5ms, 6ms, 7ms)
   (when TSC[3:10h] set to 1MHz)

Programmable delay for Non-touch-screen auto measurement (1=Enable)

Programmable interval timer delay (0..7 = 1.12min, 3.36min, 5.59min, 7.83min, 10.01min, 12.30min, 14.54min, 16.78min)
   (uh, what is that? minutes? minimum? or what?)
```

These delays are from the end of one data set of conversion to the start of another new data set of conversion.

Bit7: This interval timer mode is for all self-controlled modes. For host-controlled mode, it is valid only for (X/Y) or (X/Y/Z1/Z2) conversions.

TSC[3:10h] - Scan Mode Timer Clock (81h)

(when TSC[3:10h] set to 1MHz)

- 7 Clock used for Programmable Delay Timer (0=Internal Osc/8, 1=Ext. MCLK)
- 6-0 MCLK Divider to Generate 1-MHz Clock for the Programmable Delay Timer (1..127=Div1..127, or 0=Div128)

The timings marked "(when TSC[3:10h] set to 1MHz)" are assuming the MCLK division result to be 1MHz (1us). Other divider settings will cause those timings to change. Using Internal Osc/8 (Bit7=0) results in 1.025MHz (0.97us), which is almost same as the "1MHz" timings (internal osc isn't too accurate though).

Bit7: External clock is used only to control the delay programmed between the conversions and not used for doing the actual conversion. This is supported to get an accurate delay, because the internal oscillator frequency varies from device to device.

TSC[3:11h] - **SAR ADC Clock** (81h)

- Clock used for SAR ADC and TSC FSM (0=Internal Osc/1, 1=External MCLK)
- 6-0 MCLK Divider for the SAR (min 40ns) (1..127=Div1..127, or 0=Div128)

The timings marked "(when TSC[3:11h] set to 8MHz)" are assuming the MCLK division result to be 8MHz (125ns). Other divider settings will cause those timings to change. For the SAR unit, the division result should be max 25MHz (min 40ns). Using Internal Osc/1 (Bit7=0) results in 8.2MHz (122ns), which is

```
TSC[3:12h] - Debounce Time for Pen-Up Detection (00h)
        Interface used for the buffer data reading (0=SPI, 1=I2C)
        SAR/buffer data update is,
          0: held automatically (to avoid simultaneous buffer read and write
               operations) based on internal detection logic.
          1: held using software control and TSC[3:12h].Bit5.
        SAR/buffer data update is (only if above Bit6=1),
 5
           0: enabled all the time
           1: stopped so that user can read the last updated data
                 without any data corruption.
 4-3 Reserved. Write only zeros to these bits.
 2-0 Pen-touch removal detection with debounce
          (0..7 = 0us, 8us, 16us, 32us, 64us, 128us, 256us, 512us)
          (when TSC[3:10h] set to 1MHz)
The clock used for the debounce has a clock period = debounce duration/8.
TSC[3:13h] - Auto AUX Measurement Selection (00h)
       Auto AUX1 measurement during auto non-touch screen scan (0=0ff, 1=0n)
 6
       Auto AUX2 measurement during auto non-touch screen scan (\theta=0ff, 1=0n)
       Auto VBAT measurement during auto non-touch screen scan (0=0ff, 1=0n)
       Auto TEMP measurement during auto non-touch screen scan (0=0ff, 1=0n)
       TEMP Measurement (0=Use TEMP1, 1=Use TEMP2)
       AUX1 Usage (0=Voltage measurement, 1=Resistance measurement)
       AUX2 Usage (0=Voltage measurement, 1=Resistance measurement)
 1
        Resistance measurement bias (0=Internal bias, 1=External bias)
TSC[3:14h] - Touch-Screen Pen Down (00h)
 7-3 Reserved
 2-0 Debounce Time for Pen-Down Detection
          (0..7 = 0us, 64us, 128us, 256us, 512us, 1024us, 2048us, 4096us)
          (when TSC[3:10h] set to 1MHz)
The clock used for the debounce has a clock period = debounce duration/8.
TSC[3:15h] - Threshold Check Flags Register (00h) (R)
       Reserved. Write only zeros to these bits.
 7-6
       AUX1 Maximum (0=Inrange, 1=Exceeds Limit; Equal/Above MAX)
       AUX1 Minimum (0=Inrange, 1=Exceeds Limit; Equal/Below MIN)
       AUX2 Maximum (0=Inrange, 1=Exceeds Limit; Equal/Above MAX)
       AUX2 Minimum (0=Inrange, 1=Exceeds Limit; Equal/Below MIN)
       TEMP Maximum (0=Inrange, 1=Exceeds Limit; Equal/Above MAX)
```

TEMP Minimum (0=Inrange, 1=Exceeds Limit; Equal/Below MIN)

Sticky flag blts. These are read-only bits. They are automatically cleared once they are read and are set only if the source trigger occurs again.

```
TSC[3:16h,17h] - AUX1 Maximum Value Check MSB,LSB (0000h)
TSC[3:18h,19h] - AUX1 Minimum Value Check MSB,LSB (0000h)
TSC[3:1Ah,1Bh] - AUX2 Maximum Value Check MSB,LSB (0000h)
TSC[3:1Ch,1Dh] - AUX2 Minimum Value Check MSB,LSB (0000h)
TSC[3:1Eh,1Fh] - Temperature(TEMP1/TEMP2) Maximum Value Check MSB,LSB (0000h)
TSC[3:20h,21h] - Temperature(TEMP1/TEMP2) Minimum Value Check MSB,LSB (0000h)
  15-13 Reserved
  12
         Threshold check (0=Disabled, 1=Enabled)
         (valid for auto/non-auto scan measurement).
  11-0
        Threshold code (12bit)
TSC[3:22h...29h] - Reserved (xxh)
         Reserved. Write only the reset value to these bits.
  7-0
TSC[3:2Ah,2Bh] - X-Coordinate Data MSB,LSB (0000h) (R)
TSC[3:2Ch,2Dh] - Y-Coordinate Data MSB,LSB (0000h) (R)
TSC[3:2Eh,2Fh] - Z1 Register MSB,LSB (0000h) (R)
TSC[3:30h,31h] - Z2 Register MSB,LSB (0000h) (R)
  15-0 Coordinate (16bit, each)
Touchscreen X/Y coordinates and touchscreen Z1/Z2 pressure values.
TSC[3:32h...35h] - Reserved (xxh)
         Reserved. Write only the reset value to these bits.
  7 - 0
TSC[3:36h,37h] - AUX1 Data MSB,LSB (0000h) (R)
TSC[3:38h,39h] - AUX2 Data MSB,LSB (0000h) (R)
TSC[3:3Ah,3Bh] - VBAT Data MSB,LSB (0000h) (R)
  15-0 Data from AUX1/AUX2/VBAT inputs accordingly
TSC[3:3Ch...41h] - Reserved (xxh)
         Reserved. Write only the reset value to these bits.
  7 - 0
TSC[3:42h,43h] - TEMP1 Data Register MSB,LSB (0000h) (R)
TSC[3:44h,45h] - TEMP2 Data Register MSB,LSB (0000h) (R)
  15-0 Data from TEMP1/TEMP2 inputs accordingly
TSC[3:46h...7Fh] - Reserved (xxh)
```

Create PDF in your applications with the Pdfcrowd HTML to PDF API

7-0 Reserved. Write only the reset value to these bits.

TSC[FCh:01h,02h] - Buffer Mode Data MSB,LSB (xxxxh) (R)

- Ring-buffer Full (1=All 64 entries are unread)
 Ring-buffer Empty (1=All 64 entries are read)
 Reserved (uh?)
 Data ID (0=X/Z1/BAT/AUX2, 1=Y/Z2/AUX1/TEMP)
- 11-0 Converted data (12bit)

Reads from "RDPTR" ring-buffer location.

TSC[FCh:03h..7Fh] - Reserved (xxh)

7-0 Reserved. Write only the reset value to these bits.

DSi TSC[04h..05h:xxh], ADC Digital Filter Coefficient RAM

Default values shown for this page only become valid 100 us following a hardware or software reset.

TSC[04h-05h:xxh] - ADC Coefficient RAM (126 x 16bit)

Coefficients are signed 16bit (-32,768..+32,767), each occupying 2 bytes (MSB,LSB).

The MSB should always be written first, immediately followed by the LSB (even if only the MSB or LSB portion of the coefficient changes, both registers should be written in this sequence).

	ADC miniDSP	ADC FIR Filter	Special
	Coefficients	Coefficients	Coefficients
TSC[4:00h]	Page Select	-	-
TSC[4:01h]	Reserved	-	-
TSC[4:02h07h]	C1C3	-	N0,N1,D1 for AGC LPF
			(first-order IIR, used
			as averager to detect level)
TSC[4:08h0Dh]	C4C6	-	N0,N1,D1 for ADC-programmable
			first-order IIR
TSC[4:0Eh17h]	C7C11	FIR0FIR4	NO,N1,N2,D1,D2 for ADC Biquad A
TSC[4:18h21h]	C12C16	FIR5FIR9	NO,N1,N2,D1,D2 for ADC Biquad B
TSC[4:22h2Bh]	C17C21	FIR10FIR14	NO,N1,N2,D1,D2 for ADC Biquad C
TSC[4:2Ch35h]	C22C26	FIR15FIR19	N0,N1,N2,D1,D2 for ADC Biquad D
TSC[4:36h3Fh]	C27C31	FIR20FIR24	NO,N1,N2,D1,D2 for ADC Biquad E
TSC[4:40h7Fh]	C32C63	-	-
TSC[5:00h]	Page Select	-	-
TSC[5:01h]	Reserved	-	-
TSC[5:02h7Fh]	C65C127	-	-

DSi TSC[08h..0Fh:xxh], DAC Digital Filter Coefficient RAM

Default values shown for this page only become valid 100 us following a hardware or software reset.

TSC[08h:01h] - DAC Coefficient RAM Control (00h)

```
7-4 Reserved. Write only the reset value.
3
     DAC miniDSP generated flag for toggling MSB of coefficient RAM address
      (only used in non-adaptive mode)
                                                                      (R)
2
      DAC Adaptive Filtering in DAC miniDSP (0=Disabled, 1=Enabled)
                                                                      (R/W)
1
      DAC Adaptive Filter Buffer Control Flag
                                                                      (R)
        aka DAC Coefficient Buffers in adaptive filter mode
           0: miniDSP accesses Buffer A.
                external control interface (=the user?) accesses Buffer B
           1: miniDSP accesses Buffer B,
                external control interface (=the user?) accesses Buffer A
      DAC Adaptive Filter Buffer Switch Control
       0: DAC coefficient buffers will not be switched at next frame boundary
                                           be switched at next frame boundary
       1: DAC coefficient buffers will
          (only if adaptive filtering mode is enabled)
          This bit will self-clear on switching.
```

TSC[08h..0Bh:xxh] - DAC Coefficient RAM, DAC Buffer A (252 x 16bit)

Coefficients are signed 16bit (-32,768..+32,767), each occupying 2 bytes (MSB,LSB).

The MSB should always be written first, immediately followed by the LSB (even if only the MSB or LSB portion of the coefficient changes, both registers should be written in this sequence).

```
DAC miniDSP
                               Special
                (DAC Buffer A) DAC-programmable
                               Coefficient
                Coefficient
                Page Select
TSC[8:00h]
TSC[8:01h]
                Control
                                - (see above)
TSC[8:02h..0Bh] C1..C5
                               NO,N1,N2,D1,D2 for Left Biguad A ;N0=7FFFh
TSC[8:0Ch..15h] C6..C10
                               NO,N1,N2,D1,D2 for Left Biguad B ;N1,N2,D1,
TSC[8:16h..1Fh] C11..C15
                               NO,N1,N2,D1,D2 for Left Biguad C ;
                                                                       D2 = 0
TSC[8:20h..29h] C16..C20
                               NO,N1,N2,D1,D2 for Left Biguad D
TSC[8:2Ah..33h] C21..C25
                               NO,N1,N2,D1,D2 for Left Biguad E
TSC[8:34h..3Dh] C26..C30
                               NO,N1,N2,D1,D2 for Left Biguad F
TSC[8:3Eh..3Fh] C31
                               for 3D PGA for PRB P23, PRB P24 and PRB P25
TSC[8:40h..41h] C32
TSC[8:42h..4Bh] C33..C37
                               NO,N1,N2,D1,D2 for Right Biguad A
                               NO,N1,N2,D1,D2 for Right Biguad B
TSC[8:4Ch..55h] C38..C42
```

```
TSC[8:56h..5Fh] C43..C47
                                NO, N1, N2, D1, D2 for Right Biguad C
TSC[8:60h..69h]
                C48..C52
                                NO,N1,N2,D1,D2 for Right Biguad D
TSC[8:6Ah..73h] C53..C57
                                NO,N1,N2,D1,D2 for Right Biguad E
TSC[8:74h..7Dh]
                 C58..C62
                                NO, N1, N2, D1, D2 for Right Biquad F
TSC[8:7Eh..7Fh]
                 C63
TSC[9:00h]
                 Page Select
                                - (do not write to this register)
TSC[9:01h]
                 Reserved
TSC[9:02h..07h]
                 C65..C67
                                NO,N1,D1 for Left first-order IIR
TSC[9:08h..0Dh] C68..C70
                                NO.N1.D1 for Right first-order IIR
TSC[9:0Eh..13h] C71..C73
                                NO,N1,D1 for DRC first-order high-pass filter
TSC[9:14h..19h]
                C74..C76
                                NO, N1, D1 for DRC first-order low-pass filter
TSC[9:1Ah..7Fh] C77..C127
TSC[A:00h]
                 Page Select
TSC[A:01h]
                                - (do not write to this register)
                 Reserved
TSC[A:02h..7Fh] C129..C191
TSC[B:00h]
                 Page Select
TSC[B:01h]
                 Reserved
                                - (do not write to this register)
TSC[B:02h..7Fh] C193..C255
```

TSC[0Ch..0Fh:xxh] - DAC Coefficient RAM, DAC Buffer B (252 x 16bit)

This is essentially same as above Buffer A. But it's unclear if Buffer B is having the same special Biquad/3DPGA/IRR/DRC functions (the official datasheet doesn't mention them, but it does specify the initial reset values same as for Buffer A, ie. with value 7FFFh for the locations that correspond to "N0" coefficients, which is suggesting that those special functions are present in Buffer B, too).

```
DAC miniDSP
                               Special
                               DAC-programmable
                (DAC Buffer A)
                               Coefficient
                Coefficient
TSC[C:02h..0Bh] C1..C5
                               Unknown ;\
TSC[C:0Ch..15h] C6..C10
                               Unknown:
TSC[C:16h..1Fh] C11..C15
                               Unknown : maybe Left Biguad A..F
TSC[C:20h..29h] C16..C20
                               Unknown : as for Buffer A
TSC[C:2Ah..33h] C21..C25
                               Unknown:
TSC[C:34h..3Dh] C26..C30
                               Unknown :/
TSC[C:3Eh..3Fh] C31
TSC[C:40h..41h] C32
                               Unknown maybe 3D PGA as for Buffer A
TSC[C:42h..4Bh] C33..C37
                               Unknown ;\
TSC[C:4Ch..55h]
               C38..C42
                               Unknown:
TSC[C:56h..5Fh] C43..C47
                               Unknown ; maybe Right Biguad A..F
TSC[C:60h..69h] C48..C52
                               Unknown ; as for Buffer A
TSC[C:6Ah..73h] C53..C57
                               Unknown ;
TSC[C:74h..7Dh]
                C58..C62
                               Unknown ;/
TSC[C:7Eh..7Fh]
                C63
TSC[D:00h]
                Page Select
                               - (do not write to this register)
TSC[D:01h]
                Reserved
TSC[D:02h..07h] C65..C67
                               Unknown ;\
```

```
TSC[D:08h..0Dh]
                C68..C70
                                Unknown ; maybe IRR and DRC
TSC[D:0Eh..13h]
                C71..C73
                                Unknown : as for Buffer A
TSC[D:14h..19h]
                C74..C76
                                Unknown ;/
TSC[D:1Ah..7Fh]
                C77..C127
TSC[E:00h]
                 Page Select
TSC[E:01h]
                 Reserved
                                - (do not write to this register)
TSC[E:02h..7Fh]
                C129..C191
TSC[F:00h]
                 Page Select
TSC[F:01h]
                                - (do not write to this register)
                 Reserved
TSC[F:02h..7Fh] C193..C255
```

DSi TSC[20h..2Bh:xxh], TSC[40h..5Fh:xxh] ADC/DAC Instruction RAM

TSC[20h..2Bh:xxh] - ADC DSP Engine Instruction RAM (384 x 24bit)

Page Select

ADC miniDSP Instructions are 20bit, each occupying 3 bytes (MSB,MID,LSB) (with dummy padding in upper 4bit of MSB).

```
TSC[20h..2Bh:01h]
                        Reserved
                        ADC Instructions 0...31
TSC[20h:02h...61h]
                        ADC Instructions 32...63
TSC[21h:02h...61h]
TSC[22h:02h...61h]
                        ADC Instructions 64...95
TSC[23h:02h...61h]
                        ADC Instructions 96...127
TSC[24h:02h...61h]
                        ADC Instructions 128...159
TSC[25h:02h...61h]
                        ADC Instructions 160...191
TSC[26h:02h...61h]
                        ADC Instructions 192...223
TSC[27h:02h...61h]
                        ADC Instructions 224...255
TSC[28h:02h...61h]
                        ADC Instructions 256...287
TSC[29h:02h...61h]
                        ADC Instructions 288...319
TSC[2Ah:02h...61h]
                        ADC Instructions 320...351
TSC[2Bh:02h...61h]
                        ADC Instructions 352...383
TSC[20h..2Bh:62h..7Fh]
                        Reserved
```

TSC[20h..2Bh:00h]

TSC[40h..5Fh:xxh] - DAC DSP Engine Instruction RAM (1024 x 24bit)

DAC miniDSP Instructions are 24bit (uh, unlike 20bit ADC ones?), each occupying 3 bytes (MSB,MID,LSB).

```
TSC[40h..5Fh:00h]
                        Page Select
TSC[40h..5Fh:01h]
                        Reserved
TSC[40h:02h...61h]
                        DAC Instructions 0...31
                        DAC Instructions 32...63
TSC[41h:02h...61h]
TSC[42h:02h...61h]
                        DAC Instructions 64...95
TSC[43h:02h...61h]
                        DAC Instructions 96...127
TSC[44h:02h...61h]
                        DAC Instructions 128...159
TSC[45h:02h...61h]
                        DAC Instructions 160...191
```

```
TSC[46h:02h...61h]
                        DAC Instructions 192...223
TSC[47h:02h...61h]
                        DAC Instructions 224...255
TSC[48h:02h...61h]
                        DAC Instructions 256...287
TSC[49h:02h...61h]
                        DAC Instructions 288...319
TSC[4Ah:02h...61h]
                        DAC Instructions 320...351
TSC[4Bh:02h...61h]
                        DAC Instructions 352...383
TSC[4Ch:02h...61h]
                        DAC Instructions 384...415
TSC[4Dh:02h...61h]
                        DAC Instructions 416...447
TSC[4Eh:02h...61h]
                        DAC Instructions 448...479
TSC[4Fh:02h...61h]
                        DAC Instructions 480...511
TSC[50h:02h...61h]
                        DAC Instructions 512...543
                        DAC Instructions 544...575
TSC[51h:02h...61h]
TSC[52h:02h...61h]
                        DAC Instructions 576...607
TSC[53h:02h...61h]
                        DAC Instructions 608...639
TSC[54h:02h...61h]
                        DAC Instructions 640...671
TSC[55h:02h...61h]
                        DAC Instructions 672...703
TSC[56h:02h...61h]
                        DAC Instructions 704...735
                        DAC Instructions 736...767
TSC[57h:02h...61h]
TSC[58h:02h...61h]
                        DAC Instructions 768...799
TSC[59h:02h...61h]
                        DAC Instructions 800...831
TSC[5Ah:02h...61h]
                        DAC Instructions 832...863
TSC[5Bh:02h...61h]
                        DAC Instructions 864...895
TSC[5Ch:02h...61h]
                        DAC Instructions 896...927
TSC[5Dh:02h...61h]
                        DAC Instructions 928...959
TSC[5Eh:02h...61h]
                        DAC Instructions 960...991
                        DAC Instructions 992...1023
TSC[5Fh:02h...61h]
TSC[40h..5Fh:62h..7Fh]
                        Reserved
```

The miniDSP instruction set isn't officially documented anywhere. Texas Instruments has merely released an "assembler" for the miniDSP (that is, a graphical drag-and-drop utility referred to as PurePath Studio).

DSi I2C Bus

I2C Bus
DSi I2C I/O Ports
DSi I2C Signals

Device 4Ah (BPTWL chip) (LED/Volume/Powerbutton/Reset)

DSi I2C Device 4Ah (BPTWL chip)

Device 78h/7Ah (Aptina MT9V113 Cameras)

DSi Aptina Camera Initialization

Directly addressed I2C Registers (16bit index, 16bit data):

DSi Aptina Camera Registers: SYSCTL (0000h-0051h)

DSi Aptina Camera Registers: RX SS, FUSE, XDMA (0100h-099Fh)

DSi Aptina Camera Registers: CORE (3000h-31FFh, 38xxh)

DSi Aptina Camera Registers: SOC1 (3210h-33FDh)

DSi Aptina Camera Registers: SOC2 (3400h-3729h)

Indirectly addressed MCU Variables (via above "XDMA" commands):

DSi Aptina Camera Variables: RAM/SFR/MON (GPIO/Monitor) (MCU:0000h-20xxh)

DSi Aptina Camera Variables: SEQ (Sequencer) (MCU:21xxh)

DSi Aptina Camera Variables: AE (Auto Exposure) (MCU:22xxh)

DSi Aptina Camera Variables: AWB (Auto White Balance) (MCU:23xxh)

DSi Aptina Camera Variables: FD (Anti-Flicker) (MCU:24xxh)

DSi Aptina Camera Variables: MODE (Mode/Context) (MCU:27xxh)

DSi Aptina Camera Variables: HG (Histogram) (MCU:2Bxxh)

I2C Bus Caution: The Camera I2C access requires the "16.76MHz Camera External Clock" enabled in Port 4004004h.Bit8 on ARM9 Side. For accessing registers other than SYSCTL/CORE, one must also clear the Standby flag in SYSCTL[0018h].

Device A0h/E0h (Unknown, maybe cameras from other manufacturer)

DSi Alternate Cameras from Unknown Manufacturer

Camera Data Transfers

Camera configuration is done on ARM7 side via serial I2C bus. However, the actual Camera Data transfers are done on ARM9 side through 8bit parallel bus: DSi Cameras

Broken Cameras (defunct device 78h/7Ah/A0h/E0h)

Consoles should contain two Aptina cameras, or two Unknown cameras. The Unlaunch installer is throwing a warning when detecting Unknown cameras, so far nobody has reported that case, so Unknown cameras seem to be very rare (if they were ever used at all). However, two people reported that warning showing FFh's in the ID bytes for most or all cameras (caused by a broken camera with only one working camera, or broken camera connector with no working cameras at all).

Bottom line is that broken cameras are more common than unknown cameras, and games with optional/extra camera features should support that situation: ie. disable the feature in case of broken camera(s) instead of becoming unplayable.

Device 90h (Whatever)

Trying to read IC2 for this device just returns FFh? Maybe exists in debug version only. The firmware contains a few functions for accessing this register.

REGISTER WIDTH DESCRIPTION

02h 1 Used for DSi IRQ6 IF flags

```
uh, IF.Bit6 would be Timer3overflow?
or, IF2.Bit6 would be PowerButton?
04h 1 Unknown (bit0 toggled)
Unknown purpose.
```

Device 40h (Whatever)

Trying to read IC2 for this device just returns FFh? Maybe exists in debug version only. The firmware doesn't use this register (it does only contain the device number in the device table).

DSi I2C Devices

Device	Delay	Bit0		Description
7Ah	0	No	0	<pre>CameraO(internal?) ;Aptina MT9V113 (SelfPortrait)</pre>
78h	Θ	No	1	Cameral(external?) ;Aptina MT9V113 (External)
A0h	0	No	2	<pre>Camera0 config (Ext) ;\maybe for other manufacturer?</pre>
E0h	Θ	No	3	Cameral config (Self);/
4Ah	180h	Yes	4	BPTWL Chip (LED/Volume/Powerbutton/Reset)
40h	0	Yes	5	?
90h	0	Yes	6	?

Delay: required swiWaitByLoop delay

Bit0: I2C_DATA bit0 set with dev addr required for reading (uh?)

DSi Secondary I2C Devices

There are also some internal/secondary I2C busses (not connected to the ARM CPUs).

```
xxh Power Managment Device (connected to BPTWL chip)
50h I2C bus potentiometer (volume D/A converter) (connected to BPTWL chip)
A0h I2C bus EEPROM (connected to Atheros wifi chip)
```

DSi I2C I/O Ports

4004500h - DSi7 - I2C DATA (R/W)

0-7 Data (or Device, or Register)

When sending data, I2C DATA should be written <before> setting I2C CNT.bit7.

When reading data, I2C DATA should be read <after> I2C CNT.bit7 goes off.

Alongsides with the 8bit data, an additional 1bit "Ack" flag is transferred as response to the data (ie. in opposite direction of data direction), the Ack is located in I2C_CNT.Bit4, and it's usually indicating errors (or in some cases it appears to be also used to indicate that no further data is to be transferred).

4004501h - DSi7 - I2C_CNT (R/W)

- 0 Stop (0=No, 1=Stop/last byte)
 1 Start (0=No, 1=Start/first byte)
- Create PDF in your applications with the Pdfcrowd HTML to PDF API

```
Error (0=No, 1=Pause/Flush? after Error, used with/after Stop)
Unknown/unused (0)
Ack Flag (0=Error, 1=Okay) (For DataRead: W, for DataWrite: R)
Data Direction (0=Write, 1=Read)
Interrupt Enable (0=Disable, 1=Enable)
Start/busy (0=Ready, 1=Start/busy)
```

I2C Transfer Flowchart

The first byte (with the "Start" condition) contains the device number, which consists of a 7bit chip ID and a direction flag in bit0 (0=Write or 1=Read). The direction flag applies to all following bytes (until last byte with "Stop" condition), that rule means that "Write Index & Write Data" can be done in a single step, whilst "Write Index & Read Data" must be split into two separate steps (each with own "Start/Stop" conditions):

```
For Writing:
Write Device+0 (with Start condition)
Write Index byte(s)
Write Data byte(s) (last byte with Stop condition)
For Reading:
Write Device+0 (with Start condition)
Write Index byte(s) (last byte with Stop condition)
Write Device+1 (with Start condition)
Read Data byte(s) (last byte with Stop condition)
;/2nd step: read data
;/
```

The index is usually a single byte (except for Aptina cameras, which do use 16bit indices transferred in two bytes; ordered MSB, LSB).


Per-byte transfer completion is indicated by the Start/busy flag, which should also indicate if the I2C chip is ready for next byte (I2C devices can hold the clock line low if they aren't ready), however, the BPTWL chip somehow doesn't support that, and it should be accessed with an extra delay:

```
Invoke byte-transfer Do WaitByLoop (needed for the BPTWL device only) Wait for start/busy flag to get zero
```

Note: The DSi firmware is doing eight retries per I2C command (in case of receiving wrong ACK bytes), unknown if that's really required, a stable system should never need to do retries

DSi I2C Signals

Below is some pseudo code for the I2C signal transmission. The DSi hardware is doing most of that stuff automatically. The pseudo code may be useful for understanding the purpose of the start/stop/ack flags in the control register.



```
<--><-->> Device/Direction Byte Ack Index/Data Byte(s) Ack Stop
```

SDA should be changed at/after falling SCL edge (except for Start/Stop conditions, which are output during SCL=High). The Device/Direction Byte is sent by master (the byte contains a 7bit device address in bit7-1, and a direction flag in bit0). The direction of the follwing index/data byte(s) depends on that direction flag (0=Write, 1=Read). The ACK bit responses are sent in opposite direction as the preceding byte. The SCL line is driven by master, however, when the master changes SCL from Low to HighZ, then the slave may keep SCL held Low to signalize that it isn't vet ready for the next bit.

```
i2c write byte(send start, send stop, databyte):
 if (send_start) then i2c_start_cond() ;-start (if so)
for i=7 downto 0, i2c_write_bit(databyte.bit(i)), next i ;-write 8bit
 nack = i2c read bit()
i2c read byte(nack, send stop):
 for i=7 downto 0, databyte.bit(i)=i2c read bit(), next i ;-read 8bit
                                                    ;-write nack
 i2c write bit(nack)
 if (send_stop) then i2c_stop_cond()
                                                      ;-stop (if so)
 return databyte
                                                       ;-return databyte
i2c write bit(bit):
 if (bit) then SDA=HighZ else SDA=Low ;-
 I2C delay()
 SCL=HighZ
 wait until SCL=High (or timeout) ;-wait (for clock stretching)
 if (bit=1 and SDA=Low) then arbitration lost();-errif other HW pulls SDA=low
 I2C delay()
 SCL=Low
i2c read bit():
 SDA=HighZ
                                             ;-let the slave drive data
 I2C delay()
                                             ;-delay (one half clk)
 SCL=HiahZ
 wait until SCL=High (or timeout) ;-wait (for clock stretching)
 bit = SDA
I2C_delay()
SCL=Low
return bit
                             ;-delay (one half clk)
```

i2c start cond():

```
if (started) then
                              ;if started, do a restart cond
   SDA=HighZ
                              :-set SDA to 1
   I2C delay()
   SCL=HighZ
   wait until SCL=High (or timeout)
                                      ;-wait (for clock stretching)
   I2C delav()
                       ;Repeated start setup time, minimum 4.7us
 if (SDA=Low) then arbitration lost()
 SDA=Low
 I2C delav()
 SCI = I ow
 started = true
i2c stop cond():
 SDA=Low
 I2C delav()
 SCL=HighZ
 wait until SCL=High (or timeout)
                                        ;-wait (for clock stretching)
 I2C delay() ;Stop bit setup time, minimum 4us
 if (SDA=Low) then arbitration lost()
 I2C delay()
 started = false
```

DSi I2C Device 4Ah (BPTWL chip)

I2C Bus Caution: The BPTWL chip requires swiWaitByLoop(180h) after each I2C byte transfer (if the Version/Speed byte at BPTWL[00h] indicates "Fast", then the delay can be reduced to 90h instead of 180h).

BPTWL Chip (LED/Volume/Powerbutton/Reset) (Device 4Ah)

```
R Version/Speed (usually 33h) (00h..20h=Slow, 21h..FFh=Fast)
00h
01h
          Unknown (00h)
02h
       R Unknown (50h)
03h-0Fh -
           Reserved (5Ah-filled)
10h
       R Power Button (bit0=WasWhat?, bit1=IsDown, bit3=WasDown?)
              (bit0/3 are cleared after reading)
11h
       R/W Reset (00h=No, 01h=Force Reset, 02h=???)
       R/W Power Button Tapping (00h=Auto-Reset, 01h=IR0)
12h
13h-1Fh -
           Reserved (5Ah-filled)
       R Battery State (bit0..3=Battery Level, bit7=Charge)
20h
21h
        R/W Unknown (07h)
22h-2Fh -
           Reserved (5Ah-filled)
       R/W Wifi LED related (13h=Normal/Auto?, 12h=Force Wifi LED Off)
30h
```

```
31h
        R/W Camera LED (00h=0ff, 01h=0n, 02h=Blink)
32h-3Fh -
           Reserved (5Ah-filled)
40h
       R/W Volume Level (00h..1Fh)
                                               ;\nonvolatile!
41h
       R/W Backlight Level (00h..04h)
42h-5Fh -
           Reserved (5Ah-filled)
       ?? Unknown (00h) FFh: Disable I2C reading, and Purple Power LED?
60h
61h
       R Unknown (01h)
62h
       R Unknown (50h)
       R/W Unknown (00h) FFh: Purple Power LED (red+blue on)
63h
64h-6Fh -
           Reserved (5Ah-filled)
       R/W Bootflag (00h=Coldboot, 01h=Warmboot/SkipHealthSafety)
70h
71h
        R/W Unknown (00h)
72h-77h R/W Unknown (00h-filled)
           Reserved (5Ah-filled)
78h-7Fh -
80h
       R/W Unknown (10h)
       R/W Unknown (64h)
81h
82h-FFh - Reserved (5Ah-filled)
```

The R/W values can be set to 00h..FFh (except Index 40h/41h are quickly cropped to max 1Fh/04h, and Index 70h/71h are (after some time) cropped to 01h/02h).

Above should probably also include:

Forced volume (for alerts) (ie. alternately to current "user volume")

DSi Power Button

Logically, the Power Button has two functions:

```
Short tap --> reset (warmboot, go to DSi menu, without health and safety) Hold 1 second --> power-off
```

Technically, the button can have three functions:

```
Auto-Reset (used for NDS games)
```

IRQ (supposed to be used with Manual-Reset) (used for DSi games)

Forced Power-off (for games which fail to handle the IRQ within 5 seconds)

DSi games should handle the IRQ as follows: First, do some clean up (like finishing writes to SD/MMC storage; to avoid FAT corruption). Then, issue a Reset manually (via I2C/BPTWL registers [70h]=01h/Warmboot, [11h]=01h/Reset).

Power-Off can be implemented via SPI/Power Managment Device, however, games only need to implement Manual-Reset or Auto-Reset, but don't need to implement Power-Off (the firmware will do that automatically if the button is held down for 1 second after issuing the Reset).

Ideally, emulators should also reproduce the power button (when resetting or closing the emulator): Signalize power-button and keep the emulation running until the game responds by Reset (or until five second timeout). That will allow the game to finish writes to emulated SD/MMC storage.

DSi Autostart on Warmboot (20h-byte area) (also requires BPTWL[70h]=01h)

Below area can be used to force Launcher to auto-start a given title (instead of showing the Boot Menu) (the effect is similar to Autostart flag in carthdr[01Fh].Bit2).

```
2000300h 5 Warmboot ID ("TLNC",00h)
```

```
2000305h 1 Warmboot Length of data at 2000308h (01h..18h, for CRC)
 2000306h 2 Warmboot CRC16 of data at 2000308h (with initial value FFFFh)
 2000308h 8 Warmboot Unknown
                                                   ;-rarely used
 2000310h 8 Warmboot Title ID
                                                   ;-often used
 2000318h 4 Warmboot Flags (bit0, 1-3, 4, 5,6,7); -usually 16bit, once 32bit
 200031Ch 4 Warmboot Unused
Flags:
       IsValid (somehow enables/disables HealthSafety when TitleID is wrong?)
 0
       Boottype (01h=Cartridge, 02h=Landing, 03h=DSiware) (see below)
 1-3
        Unknown
 5
        Unknown
       LoadCompl (causes some error when set) (loading completed flag?)
        Unknown
 8-15 Unused
 16-31 Unused (usually not accessed at all, with normal 16bit reads)
Boottypes (in Flags.bit1-3):
 01h = Cartridge (with TitleID)
                                        (with RSA signed header, or Whitelisted)
 02h = Landing ("nand:/tmp/jump.app") (with RSA signed DownloadPlay footer)
 03h = DSiware (with TitleID)
                                        (with RSA signed header)
TitleID.LSW should match DSi cart header (or be reverse of NDS gamecode?)
TitleID.MSW should match DSi cart header (or be zero for NDS titles?)
```

Older blurb...

0×10	1	Power flags. When bit0 is set, arm7 does a system reset. When bit1 or bit3 are set, arm7 does a shutdown. Bits 0-2
		are used for DSi IRQ6 IF flags (uh, rather IF2 maybe?).
0×11	1	Power reg? Writing value 1 here does a system reset.
		Writing value 2 powers off all DSi-only hw (uh, what??)
0x12	1	Might be MMC bus power related, unknown. (uh, MMC power??)
0x20	1	Battery flags. When zero the battery is at critical level,
		arm7 does a shutdown. Bit7 is set when the battery is
		charging. Battery levels in the low 4-bits: battery icon
		bars full 0xF, 3 bars 0xB, 2 bars 0x7, one solid red bar
		0x3, and one blinking red bar 0x1. When plugging in or
		removing recharge cord, this value increases/decreases
		between the real battery level and 0xF, thus the battery
		level while bit7 is set is useless.

BPTWL/BPUTL Chip Names

DSi: Renesas Electronics "BPTWL, KG07K" ; reg[00h]=33h
DSiXL: Renesas Electronics "BP UTL-1, KG08" ; reg[00h]=BBh or B7h
3DS: Renesas Electronics "UC CTR" ; reg[00h]=?

DSi Aptina Camera Initialization

Aptina I2C registers are accessed via 16bit index, and one or more data bytes at auto-increasing indices (usually, all transfers are done as big-endian 2-byte (16bit) values at even indices). Additional MCU Variables are accessed indirectly via XMDA registers.

aptina_get_chip_id:

Reading a 16bit value from index 0000h returns the CHIP_VERSION_REG (2580h=MT9D113), the DSi games are actually reading that register, but they seem to ignore it's value.

If the DSi isn't fitted with Aptina cameras, then reading anything from device 78h/7Ah would most likely return FFh-bytes.

brightness / low light environments

Below configurations are okay for daylight (without much sunshine), but the picture will be almost completely black at night (in rooms with small bulbs). There are probably numerous good/bad ways to manipulate the brightness. Some random solutions are:

Leave AE_MIN_INDEX/AE_MAX_INDEX at their power-on defaults (instead of using below settings) (the power-on defaults will greatly improve the brightness, but the conversion will be also much slower). Increasing COARSE_INTEGRATION_TIME to some big value (like 0800h) does also seem to raise the brightness.

aptina_code_list_init:

Below is some minimal initialization (though it might still include some unnecessary stuff). Most important sections are leaving standby mode, matching PLL to DSi timings, selecting desired resolution(s) and YUV color format.

DSi games are usually initializing further stuff like P0..P4 Coefficients, Gamma Tables, and Color Correction Matrices - but the cameras are also working when leaving those settings at their power-defaults.

It's recommended to initialize both cameras in parallel (eg. issue Wakeup to <both> cameras, and <then> wait for Wakeup completion; this is faster than doing it separately for each camera).

```
AptWr
                           ;RESET AND MISC CONTROL (issue reset)
          ,0001Ah,00003h
                                                                    :\reset
                           ;RESET_AND_MISC_CONTROL (release reset) ;/
AptWr
          .0001Ah.00000h
                           ;STANDBY CONTROL (wakeup)
AptWr
          ,00018h,04028h
                                                                    ;\
                           :PAD SLEW
AptWr
          ,0001Eh,00201h
                                                                    ; wakeup
                           :CLOCKS CONTROL
AptWr
          ,00016h,042DFh
                           ;STANDBY CONTROL (wait for WakeupDone)
AptWaitClr,00018h,04000h
                           ;UNDOC CORE 301A (wait for WakeupDone) ;/
AptWaitSet,0301Ah,00004h
AptWrMcu ,002F0h,00000h
                           ;UNDOC! RAM?
AptWrMcu ,002F2h,00210h
                           ;UNDOC! RAM?
AptWrMcu ,002F4h,0001Ah
                           ;UNDOC! RAM?
AptWrMcu ,02145h,002F4h
                           ;UNDOC! SEQ?
AptWrMcu ,0A134h,
                    001h
                           ;UNDOC! SEQ?
AptSetMcu ,0A115h, 002h
                           ;SEQ CAP MODE (set bit1=video)
```

```
AptWrMcu
          ,02755h,00002h
                            ;MODE OUTPUT FORMAT A (bit5=0=YUV)
                                                                     ;\select
AptWrMcu ,02757h,00002h
                            ;MODE OUTPUT FORMAT B
                                                                     :/YUV mode
                            ; PLL CONTROL
AptWr
          ,00014h,02145h
                                                                     ;\
AptWr
          ,00010h,00111h
                            ; PLL DIVIDERS
                                                                     ; match
                            ;PLL P DIVIDERS
AptWr
          ,00012h,00000h
                                                                     ; PLL
                            ; PLL CONTROL
AptWr
          ,00014h,0244Bh
                                                                     ; to DSi
AptWr
          ,00014h,0304Bh
                            ; PLL CONTROL
                                                                     ; timings
                            ;PLL CONTROL (wait for PLL Lock okay)
AptWaitSet,00014h,08000h
                            :PLL CONTROL (disable PLL Bypass)
AptClr
          .00014h.00001h
                                                                     ;/
AptWrMcu ,02703h,00100h
                            ;MODE OUTPUT WIDTH A
                                                               ;\Size A
                            :MODE OUTPUT HEIGHT A
AptWrMcu
          .02705h.000C0h
                                                               :/ 256x192
                            ;MODE OUTPUT WIDTH B
                                                               :\Size B
AptWrMcu
         .02707h.00280h
                            ;MODE OUTPUT HEIGHT B
AptWrMcu
         ,02709h,001E0h
                                                               :/ 640x480
                            ;MODE SENSOR ROW SPEED A
AptWrMcu ,02715h,00001h
                                                               ;\
                            ; MODE SENSOR FINE CORRECTION A
AptWrMcu
         ,02719h,0001Ah
AptWrMcu
         ,0271Bh,0006Bh
                            ;MODE SENSOR FINE IT MIN A
                                                                 Sensor A
AptWrMcu .0271Dh.0006Bh
                            ;MODE SENSOR FINE IT MAX MARGIN A
                            ; MODE SENSOR FRAME LENGTH A
AptWrMcu
         ,0271Fh,002C0h
                            ; MODE SENSOR LINE LENGTH PCK A
AptWrMcu ,02721h,0034Bh
                                                               ;\AE min/max
AptWrMcu
         ,0A20Bh,
                    000h
                            ; AE MIN INDEX
AptWrMcu ,0A20Ch,
                    006h
                            ; AE MAX INDEX
AptWrMcu
         ,0272Bh,00001h
                            ; MODE SENSOR ROW SPEED B
                                                               ;\
                            ;MODE SENSOR FINE CORRECTION B
AptWrMcu ,0272Fh,0001Ah
AptWrMcu ,02731h,0006Bh
                            ;MODE SENSOR FINE IT MIN B
                                                                 Sensor B
AptWrMcu ,02733h,0006Bh
                            ;MODE SENSOR FINE IT MAX MARGIN B
                            ;MODE SENSOR FRAME LENGTH B
AptWrMcu ,02735h,002C0h
                            ;MODE SENSOR LINE LENGTH PCK B
AptWrMcu ,02737h,0034Bh
                            ;COLOR PIPELINE CONTROL (PGA pixel shading..)
          ,03210h,00008h
AptSet
AptWrMcu ,0A208h,
                    000h
                            :UNDOC! RESERVED AE 08
          .0A24Ch.
                    020h
                            :AE TARGETBUFFERSPEED
AptWrMcu
                    070h
                            ; AE BASETARGET
AptWrMcu ,0A24Fh,
If Device=7Ah
                            :MODE SENSOR READ MODE A
                                                               ; Read Mode
  AptWrMcu, 02717h, 00024h
                            ; MODE SENSOR READ MODE B
                                                               ; with x-flip
  AptWrMcu,0272Dh,00024h
                                                                on internal
Else (xflip)
  AptWrMcu, 02717h, 00025h
                            ; MODE SENSOR READ MODE A
                                                               : camera
  AptWrMcu, 0272Dh, 00025h
                            ;MODE SENSOR READ MODE B
If Device=7Ah
                            ;AE WINDOW POS
  AptWrMcu,0A202h,
                    022h
  AptWrMcu, 0A203h,
                    0BBh
                            ;AE WINDOW SIZE
Else (?)
                            ;AE WINDOW POS
  AptWrMcu, 0A202h,
                    000h
  AptWrMcu, 0A203h,
                    0FFh
                            ;AE WINDOW SIZE
                            ;CLOCKS CONTROL (set bit5=1, reserved)
AptSet
          ,00016h,00020h
                            ;SEQ_CAP_MODE (was already manipulated above)
AptWrMcu ,0A115h, 072h
```

```
AptWrMcu ,0A11Fh, 001h
                           ;SEQ PREVIEW 1 AWB
If Device=7Ah
         ,0326Ch,00900h
                           ; APERTURE PARAMETERS
  AptWr
 AptWrMcu, 0AB22h, 001h
                           ;HG LL APCORR1
Else (?)
  AptWr
         ,0326Ch,01000h
                           ; APERTURE PARAMETERS
                           ;HG LL APCORR1
 AptWrMcu, 0AB22h, 002h
AptWrMcu
             ,0A103h, 006h ;SEQ CMD (06h=RefreshMode)
                       00Fh
                              ;SEQ CMD (wait above to become ZERO)
AptWaitMcuClr.0A103h.
AptWrMcu
             ,0A103h,
                      005h
                             ;SEQ CMD (05h=Refresh)
                             ;SEQ_CMD (wait above to become ZERO)
AptWaitMcuClr,0A103h,
                      00Fh
```

Above does set two Mode/Contexts, 256x192 and 640x480. Yet unknown how to activate the latter one.

aptina code list activate:

```
AptClr ,00018h,00001h ;STANDBY_CONTROL (bit0=0=wakeup) ;\
AptWaitClr,00018h,04000h ;STANDBY_CONTROL (wait for WakeupDone) ; Wakeup
AptWaitSet,0301Ah,00004h ;UNDOC_CORE_301A (wait for WakeupDone) ;/
AptWr ,03012h,000xxh ;COARSE_INTEGRATION_TIME (Y Time)
AptSet ,0001Ah,00200h ;RESET_AND_MISC_CONTROL (Parallel On) ;-Data on
Also, don't forget to activate the Camera LED via BPTWL chip (when using the external camera).
```

aptina code list deactivate:

Before activating another camera: First disable the Parallel output of the old camera (for avoiding collisions on the camera's parallel databus). When not using the camera for longer time, also enter standby mode (for reducing power consumption).

```
AptClr ,0001Ah,00200h ; RESET_AND_MISC_CONTROL (Parallel Off) ; -Data off AptSet ,00018h,00001h ; STANDBY_CONTROL (set bit0=1=Standby) ; \AptWaitSet,00018h,04000h ; STANDBY_CONTROL (wait for StandbyDone) ; Standby AptWaitClr,0301Ah,00004h ; UNDOC_CORE_301A (wait for StandbyDone) ; /
```

References

There aren't any MT9V113 specs released, but info for MT9D113 (a higher resolution variant) does exist: a pdf datasheet, and an xml reference for the I2C registers.

There are several source code files for MT9V113 cameras (different files from different people; for use with linux/android/whatever) including samples for adjusting stuff like contrast and sharpness. However, observe that the source code may need some adjustments: PLL register matched to DSi timings, and, use YUV 8bit parallel databus transfer for DSi.

DSi Aptina Camera Registers: SYSCTL (0000h-0051h)

SYSCTL (0000h-0051h)

```
0000h
        2 CHIP VERSION REG
                                  Model ID (2580h=MT9D113) (R)
0006h
           RESERVED SYSCTL 06
                                  Reserved
0010h
       2 PLL DIVIDERS
                                  PLL Dividers (def=0366h)
             0-7 PLL M-Divider value (uh, actually a Multiplier?!)
             8-13 PLL N-Divider value
             14-15 Unused (0)
           Because the input clock frequency is unknown, the sensor starts
           up with the PLL disabled. The PLL takes time to power up. During
           this time, the behavior of its output clock signal is not
           quaranteed. The PLL output frequency is determined by two
           constants, M and N, and the input clock frequency.
             VCO = Fin * 2 * M / (N+1)
             PLL output frequency = VCO / (P1+1)
           The PLL can generate a master clock signal whose frequency is up
           to 85 MHz (input clock from 6 MHz through 54 MHz).
       2 PLL P DIVIDERS
                                  PLL P Dividers (def=00F5h)
0012h
             0-3 P1 (00h..0Fh)
             4-7
                  Unspecified
             8-11 P3 (00h..0Fh)
             12-13 Division ratio of word clock/clockn from bit clock (0..3)
             14
                   Unused (0)
                   Unspecified
             15
       2 PLL CONTROL
                                  PLL Control (def=21F9h)
0014h
                   PLL Bypass
             1
                   PLL Enable
             2-3
                   Reserved (0..3)
             4-7
                   Reserved (0..0Fh)
             8
                   Reset cntr
             9
                   Reserved
             10
                   Reserved
             11
                   Reserved
             12
                   Reserved
             13
                   Reserved
             14
                   Unused (0)
                   PLL Lock (R)
             15
0016h
       2 CLOCKS CONTROL
                                  Clocks Control
                   Reserved
             1
                   Reserved
                   Reserved
             3
                   Reserved
             4
                   Reserved
                   Reserved/UNDOC/USED (manipulated by DSi)
             6
                   Reserved
             7
                   Reserved
                   Reserved
```

```
clk clkin en
             11-12 Reserved
             13
                   Reserved
             15
                   Reserved
0018h
        2 STANDBY CONTROL
                                  Standby Control and Status (def=4029h)
                   Ship (uh?) (0=Enable various regs, 1=Standby)
             1
                   Reserved
             2
                   Stop MCU
             3
                   en IRQ
             4
                   Reserved
                   Reserved
             6-13 Unused (0)
                   Standby done (0=WakeupDone, 1=StandbyDone) (R?)
             14
                     (takes MUCH time?)
             15
                   Reserved (R)
        2 RESET AND MISC CONTROL Reset and Control (def=0050h) (0-0333h)
001Ah
                   Reset SOC I2C
             1
                   MIPI TX Reset
             2
                   Unused (0)
             3
                   MIPI TX en
                                    (=Serial Data?)
                   IP PD en
             4
                                    (=Parallel Data or what?)
             5
                   Reserved
                   Sensor full res
             6
             7
                   Unused (0)
             8
                   OE N Enable
             9
                   Parallel enable (=Parallel Data?)
             10
                   Unused (0)
             11
                   Reserved
             12-15 Unused (0)
001Ch
        2 MCU BOOT MODE
                                  MCU Boot Mode
                   Reset MCU
             0
             1
                   Reserved
                   Reserved
             3
                   Reserved
                   Reserved (0..0Fh)
             4-7
             8-15 Reserved (0..FFh) (R)
                                  Pad Slew Control (def=0400h)
001Eh
        2 PAD SLEW
             0-2 Parallel Data Output Slew Rate Control (0-7)
             3
                   Unused (0)
                  GPIO Slew Rate Control (0-7)
             4-6
                   Unused (0)
             8-10 PCLK aka PXLCLK Slew Rate Control (0-7)
             11-15 Unused (0)
0020h
           RESERVED SYSCTL 20
                                  Reserved
       2 VDD DIS COUNTER
                                  VDD DIS COUNTER (0..FFFFh, def=0438h)
0022h
```

```
        0024h
        2
        GPI_STATUS
        (0..000Fh) (R)

        0026h
        ..
        RESERVED_SYSCTL_26
        Reserved

        0028h
        2
        EN_VDD_DIS_SOFT
        EN_VDD_DIS_SOFT (0..0001h, def=0001h)

        0050h
        ..
        RESERVED_SYSCTL_50
        Reserved
```

DSi Aptina Camera Registers: RX SS, FUSE, XDMA (0100h-099Fh)

RX SS (0100h-0117h)

```
0\overline{1}00h ...
          RESERVED RX SS 100
                                 Reserved
       2 TEST PXL RED
                                                   ;\Default value is 1FFh
0102h
                                 Test Pixel Red
       2 TEST PXL G1
                                 Test Pixel Green1; for Gray Flat Field
0104h
       2 TEST PXL G2
0106h
                                 Test Pixel Green2; (0..03FFh, def=01FFh)
       2 TEST PXL BLUE
0108h
                                 Test Pixel Blue :/
          RESERVED RX SS 10A-116 Reserved
010Ah
```

FUSE ROM (0800h-081Fh)

```
Reserved, unknown purpose, all zero in DSi.
0800h .. RESERVED FUSE ROM 800-81E Reserved
```

XDMA (0982h-099Fh)

```
Access to internal LOGICAL "driver" variables.
            RESERVED XDMA 982
  0982h ..
                                   Reserved
  098Ch
        2 MCU ADDRESS
                                   MCU Address (0000h..FFFFh)
                   driver variable (0..FFh)
              0 - 7
              8-12 driver id
                               (0..1Fh) (eq. 3=AWB, 7=MODE, etc.)
              13-14 address space (0=Physical/RAM/SFR, 1=Logical/Variables)
                    access 8 bit (0=16bit, 1=8bit; converted to 16bit)
              15
 0990h 8x2 MCU DATA 0-7
                                   MCU Data 0..7 (8 x 16bit)
```

For reading, it's best to use "16bit" mode, no matter if reading an 8bit BYTE, or a 16bit MSB,LSB value. The "8bit" mode is converting bytes to 16bit values (MSB=00h, LSB=BYTE), which is a rather contraproductive idiotism; intended for I2C functions that implement only 16bit data transfers, but no 8bit transfers. Unknown what exactly is mapped at MCU_DATA_0-7 (probably the 16 bytes at MCU_ADDRESS+0..15, probably with direct mapping / ie. without latching a copy of that memory).

MCU_ADDRESS doesn't seem to increment after reading data, however, the i2c index does increase, so one can probably read up to 16 bytes from MCU_DATA_0-7.

DSi Aptina Camera Registers: CORE (3000h-31FFh, 38xxh)

```
CORE (3000h-31FFh)
  3000h ..
            RESERVED CORE 3000
                                       Reserved (same as CHIP VERSION REG)
  3002h
            Y ADDR START
                                               ;\Image Position/Size ;def=0004h
                                              ; (up to including
  3004h
          2 X ADDR START
                                       X1
                                                                     :def=0004h
                                       Y2
  3006h
         2 Y ADDR END
                                               ; X2,Y2) (0-07FFh)
                                                                     ;def=04BBh
  3008h
          2 X ADDR END
                                       X2
                                               ;/
                                                                     ;def=064Bh
         2 FRAME LENGTH LINES
                                       Y Total ;\Total X/Y Size with ;def=0512h
  300Ah
                                      X Total ;/blanking (0..FFFFh) ;def=0886h
  300Ch
         2 LINE LENGTH PCK
            RESERVED CORE 3010
  3010h
                                       Reserved
         2 COARSE INTEGRATION TIME
                                      Y Time ;\Integration Time in ;def=0010h
 3012h
 3014h
         2 FINE INTEGRATION TIME
                                      X Time :/lines/pix (0..FFFFh):def=00F6h
         2 ROW SPEED
                                       Row Speed (def=0111h)
 3016h
              0-2 Pixclk speed (0..7)
               3
                    Unused (0)
               4-6
                    Reserved
                     Unused (0)
               7
              8-10 Reserved
              11-15 Unused (0)
  3018h ..
             RESERVED CORE 3018-3019
                                      Reserved
  301Ah
             UNDOC CORE 301A
                                       Undocumented Status Reg (mask=D7FFh)
               0-1 Unspecified
                    Undoc/USED (1=WakeupDone) (opposite of 0018h.bit14)
               2
               3-4
                    Unspecified
               5
                    Whatever "demo system, version reg write, value=1"
               6-8
                    Unspecified
                    Mask corrupted frames
               9
                                               (alias of 3022h.bit0)
              10
                    Unspecified
              11
                    Unused (0)
              12
                    Unspecified
              13
                    Unused (0)
              14
                    Unspecified
              15
                     Grouped parameter hold
                                               (alias of 3022h.bit8)
  301Ch
            RESERVED CORE 301C-3020 Reserved
         2 GROUPED PARAMETER HOLD MASK CORRUPTED FRAMES
  3022h
                    Mask corrupted frames (alias of Reg 301Ah.bit9)
              1-7
                    Unused (0)
                     Grouped parameter hold (alias of Reg 301Ah.bit15)
              9-15 Unused (0)
  3024h
         2 PIXEL ORDER
                                        Pixel Order (mask=0300h, 0..0300h) (R)
  3026h
            RESERVED CORE 3026
                                        Reserved
 3028h
         2 ANALOGUE GAIN CODE GLOBAL
                                       Analog Global
            ANALOGUE GAIN CODE GREENR
                                                        ; Analogue Gain Codes
 302Ah
                                       Analog GreenR
 302Ch
         2 ANALOGUE GAIN CODE RED
                                        Analog Red
                                                        ; with 3bit fraction
```

```
302Eh
                                      Analog Blue
        2 ANALOGUE GAIN CODE BLUE
                                                       ; (0..007Fh, def=000Bh)
3030h
        2 ANALOGUE GAIN CODE GREENB
                                      Analog GreenB
3032h
           DIGITAL GAIN GREENR
                                      Digital GreenR ;\Digital Gain with
3034h
          DIGITAL GAIN RED
                                      Digital Red
                                                      ; 8bit dummy-fraction
3036h
           DIGITAL GAIN BLUE
                                      Digital Blue
                                                       ; (bit8-10=Gain, 0..7)
3038h
        2 DIGITAL GAIN GREENB
                                      Digital GreenB ;/(mask=0700h,def=100h)
303Ah
           RESERVED CORE 303A-3C
                                      Reserved
3040h
        2 READ MODE
                                      Read Mode (0-DEFFh, def=0024h)
             0
                  horiz mirror
             1
                  vert flip
             2-4 y odd inc (0..7)
             5-7 \times \text{odd inc } (0..7)
             8
                  Unused (0)
                  low power
             10
                  xy bin en
             11
                 x bin en
             12
                  bin sum (Enable summing mode for binning)
             13
                  read mode y sumen
             14
                  Reserved
             15
                  Reserved
           RESERVED CORE 3044-3048
3044h
                                      Reserved
304Ah
       2 OTPM CONTROL
                                      One-time Programmable Memory? Control
             0
                  auto wr start
                  auto wr end (finished) (R); automatic write sequence
             1
                  auto wr success (okay) (R) ;/
                  unspecified
             4
                  auto rd start
                  auto rd end (finished) (R); automatic read sequence
                  auto rd success (okay) (R) ;/
             7-15 Unused (0)
          RESERVED CORE 3050-3054
3050h
                                      Reserved
       2 GREEN1 GAIN
3056h
                                      Gain Green1
3058h
        2 BLUE GAIN
                                                               : Gain Values
                                      Gain Blue
305Ah
        2
           RED GAIN
                                                               ; (0..0FFFh,
                                      Gain Red
305Ch
        2 GREEN2 GAIN
                                      Gain Green2
                                                               : def=022Ch)
             0-6 Initial Gain (0..7Fh, with 5bit fraction)
                   Analog Gain (0..3)
                                         (bit8+1)*(bit7+1)*(initial qain/32)
             9-11 Digital Gain (1..7)
             12-15 Unused (0)
                                                               ;/
           RESERVED CORE 305E-31DF
                                      Reserved
305Eh
31E0h
        2 UNDOC CORE 31E0
                                      (mask=E003h, 0..8001h, def=0001h) USED!
             Used by DSi (set to 0001h) (reportedly "PIX DEF ID")
31E2h
           RESERVED CORE 31E2-31F9
                                      Reserved
       2 UNDOC CORE 31FA
31FAh
                                      Whatever (mask=FFFFh, def=CDEFh)
             0-4 Unspecified
```

```
5-11 Whatever "demo_system, version_reg_read, value=3" 12-15 Unspecified
31FCh .. RESERVED_CORE_305E-31FE Reserved

More CORE (3800h..3803h)
3800h .. RESERVED_CORE_3800-3802 Reserved
```

DSi Aptina Camera Registers: SOC1 (3210h-33FDh)

```
SOC1 Registers (3210h-33FDh)
 3210h 2 COLOR PIPELINE CONTROL
                                       (mask=05B8h, 0..05B0h, def=01B0h)
              3 Enable PGA pixel shading correction
                    All coefficients and other configuration settings
                    (including other fields in this register) must be set up
                    before enabling shading correction.
                  Enable 2D aperture correction
                Enable color correction
              7 Enable gamma correction
              8 Decimator (1=Enable scale)
              10 Reserved
        .. RESERVED SOC1 3216-321A
  3216h
                                       Reserved
         2 OFIFO CONTROL STATUS
  321Ch
                                       Ofifo control status 1 (def=0003h)
              0-3 txfifo bypass
                    (0=tx fifo, 1=sensor, 2=sam observe, 3=cpipe format,
                    4=test walking ones cpipe frequency,
                    5=test walking ones sensor frequency,
                    6=RESERVED, 7=test PIXCLK, 8..F=Unspecified)
              4-6 Unused (0)
                  sensor bypass (0=cpipe, 1=sensor)
                Reserved
              9 Reserved
              10 Reserved
              11 Reserved
              12 Reserved (R)
              13 Reserved (R)
              14 Reserved (R)
              15 Reserved (R)
 321Eh
         2 OFIFO CONTROL STATUS 2
                                       Ofifo control status 2 (def=0010h)
              0-9 Reserved (0..3FFh)
                    Disable PV output clock during blank (1=disable)
              11-15 Reserved (0..1Fh)
```

```
3220h
          RESERVED SOC1 3220
                                      Reserved
3222h
       2 LOWER X BOUND ZOOM WINDOW
                                     Lower X ; def=?
                                                           ;\Zoom Window
3224h
       2 UPPER X BOUND ZOOM WINDOW
                                      Upper X ;def=063Fh
                                                          ; Boundaries
3226h
       2 LOWER Y BOUND ZOOM WINDOW
                                     Lower Y ; def=?
                                                           ; (0..07FFh)
3228h
        2 UPPER Y BOUND ZOOM WINDOW
                                     Upper Y ; def=04AFh ;/
322Ah
        2 UNDOC SOC1 322A
                                      (mask=0016h, 0..0016h) USED by DSi!
322Ch
        2 WEIGHT HORIZ DECIMATION
                                      Scaling Weight X ;\Scaling Weight X,Y
322Eh
       2 WEIGHT VERTICAL DECIMATION Scaling Weight Y ;/(0..0FFFh, def=800h)
323Eh
       2 UNDOC SOC1 323E
                                      (0..FFFFh, def=1A2Dh) (DSi: C22Ch)
3240h
       2 UNDOC SOC1 3240
                                      (0..FFFFh, def=C814h) (DSi: 6214h)
          RESERVED SOC1 3242
3242h
                                      Reserved
       2 UNDOC SOC1 3244
                                      (mask=03FFh, range=0..00FFh?, def=0310)
3244h
3254h
          RESERVED SOC1 3254-326A
                                      Reserved
       . .
326Ch
       2 APERTURE PARAMETERS
                                     Aperture Params (0..7FFFh, def=0A08h)
                  2D aperture threshold (knee) (00h-FFh)
             0 - 7
             8-10 2D aperture gain (0-7)
            11-13 2D aperture gain's exponent (0-7)
                  Abs (1=force aperture gain be positive)
             14
             15
                  Unused (0)
326Eh
          RESERVED SOC1 326E-3276
                                      Reserved
327Ah
       2 BLACK LEVEL 1ST RED
                                      Offset Red
                                                     ;\Offsets subtracted
327Ch
       2
          BLACK LEVEL 1ST GREEN1
                                      Offset Green1 ; from RGB pixels
       2 BLACK LEVEL 1ST GREEN2
327Eh
                                     Offset Green2 ; (0000-01FFh/03FFh,
                                                     ;/def=002Ah)
3280h
       2 BLACK LEVEL 1ST BLUE
                                      Offset Blue
       2 THRESH EDGE DETECT
328Eh
                                     Demosaic Edge Threshold (def=000Ch)
       2 TEST PATTERN
3290h
                                     Test Pattern Enable/Width
             0 - 4
                  Unused (0)
                   en walk ones tp Enable Test Pattern (0=disable, 1=enable)
                  walk ones 10
                                   Pattern Width (0=8-bit, 1=10-bit)
             7-15 Unused (0)
329Eh
          RESERVED SOC1 329E-32A0
                                      Reserved
       2 COLOR CORR MATRIX SCALE 14 Exponents C11..C22 (0-7FFFh, def=3923h)
32C0h
32C2h
        2 COLOR CORR MATRIX SCALE 11 Exponents C23..C33 (0-0FFFh. def=0724h)
32C4h
       2 COLOR CORR MATRIX 1 2
                                      Elements C11=LSB, C12=MSB (def=7DCCh)
       2 COLOR CORR MATRIX 3 4
                                     Elements C13=LSB, C21=MSB (def=2711h)
32C6h
32C8h
       2 COLOR CORR MATRIX 5 6
                                     Elements C22=LSB, C23=MSB
                                                                (def=62E5h)
        2 COLOR CORR MATRIX 7 8
32CAh
                                      Elements C31=LSB, C32=MSB
                                                                  (def=690Dh)
                                      Element C33=LSB, Signs=MSB (def=2DCDh)
32CCh
        2 COLOR CORR MATRIX 9
32D4h
        2 DIGITAL GAIN 1 RED
                                      Gain for Red channel
                                                              ;\Digital Gain1
32D6h
        2 DIGITAL GAIN 1 GREEN1
                                      Gain for Green1 channel; (mul 128,
32D8h
       2 DIGITAL GAIN 1 GREEN2
                                      Gain for Green2 channel; 0000h..03FFh,
32DAh
        2 DIGITAL GAIN 1 BLUE
                                      Gain for Blue channel ;/def=0080h)
32F4h
          RESERVED SOC1 32F4-332E
                                      Reserved
                                     OUTPUT FORMAT TEST (0..0FFFh)
3330h
       2 OUTPUT FORMAT TEST
                  Disable Cr channel
```

```
Disable Y channel
                  Disable Cb channel
            3-5 Test ramp output
             6
                  8+2 bypass
            7
                  Reserved
             8
                  Enable Lens Correction Bypass
                  Reserved
            10
                  Reserved
            11
                  Reserved
            12-15 Unused (0)
          RESERVED SOC1 3332-334A
                                     Reserved
3332h
337Ch 2 YUV YCBCR CONTROL
                                     YUV YCBCR CONTROL (0..000Fh, def=0006h)
                  Mult y uv (normalize Y in 16-235; U and V in 16-240)
                  Coefficient control
                  Add 128 to U and V
                  Clip Y in 16-235; U and V in 16-240
            4-15 Unused (0)
337Eh
                                     Y RGB Offset
       2 Y RGB OFFSET
            0-7 Reserved (0..FFh)
            8-15 Y offset (0..FFh)
      .. RESERVED SOC1 33E6-33EE
33E6h
                                     Reserved
33F4h
       2 KERNEL CONFIG
                                     Kernel Config (0..01FFh, def=0003h)
                  Defect correction (DC) enable
             0
            1
                  Reserved
                  Reserved
                  Noise reduction (NR) enable
             4
                  Reserved
                  Reserved
             6
                  Reserved
                  Reserved
                  Reserved
33F6h .. RESERVED SOC1 33F6-33FC
                                     Reserved
```

DSi Aptina Camera Registers: SOC2 (3400h-3729h)

```
SOC2 (3400h-3729h)

3400h 2 MIPI_CONTROL MIPI_Control (def=782Eh)

0 MIPI restart enable

1 MIPI standby

2 Continuous MIPI clock

3 Frame boundary sync bit (R)

4 Wait until eof to react to standby
```

```
Reserved
             6-8
                   MIPI channel number
                   Unused (0) or Reserved (REV3)
             10-15 Data Type (1Eh=YUV422 8bit, 20h=RGB444, 21h=RGB555,
                     22h=RGB565, 2Ah=RAW8, 2Bh=RAW10)
3402h
        2 MIPI STATUS
                                      MIPI Status (def=0011h)
                   MIPI in standby (R)
             1-3
                   Unused (0)
             4
                   MIPI aka MIPICCP idle (R)
             5
                   MIPI ready to receive data (R)
                   Unused (0)
             6-8
             9
                   Reserved (R)
             10
                   Reserved (R)
             11
                   Reserved
             12
                   Reserved
             13-15 Unused (0)
                                     MIPI Custom Short Packet (0000h-3F00h)
3404h
        2 CUSTOM SHORT PKT
             0-5 Unused (0)
             6
                   frame cnt reset (sent in frame start/end short packets)
             7
                   frame cnt en (Insert frame counter value in WC field)
             8-10 custom short packet data type
             11
                   custom short packet request
             12
                   custom short packet frame sync
             13
                   custom short packet reset (R)
             14-15 Unused (0)
3408h
        2 LINE BYTE CNT
                                     MIPI line byte count (def=0C80h)
340Ch
        2 CUSTOM SHORT PKT WC
                                     WC field of a custom short packet
340Eh
           RESERVED SOC2 340E-341A
                                     Reserved
       2 AE ZONE X
3580h
                                     AE Window/Zone X (def=1300h)
             0-7: ae zone x start (00h..FFh) (div8)
                                                               :for WINDOW
             8-15: ae zone x width (00h..FFh) (div8, minus 1) ;for each ZONE
3582h
                                     AE Window/Zone Y (def=0E00h)
        2 AE ZONE Y
             0-7: ae zone y start (00h..FFh) (div8)
                                                               :for WINDOW
             8-15: ae zone y width (00h..FFh) (div8, minus 1) ;for each ZONE
        2 AE WINDOW SIZE LO
3584h
                                     LSBs ;\Size of each AE zone in pixels
3586h
        2 AE WINDOW SIZE HI
                                     MSBs ;/(0..0001FFFFh, def=000x4B00h ?)
3588h
       . .
           RESERVED SOC2 3588-35AE
                                     Reserved
           UNDOC SO\overline{C}2 35\overline{B}0
35B0h
                                      (mask=FFFFh, 0..FFFFh, def=05FAh) USED!
           RESERVED SOC2 35B2-3602
35B2h
                                     Reserved
3604h
           R GAMMA CURVE KNEES 0-18 Red Gamma Curve Knees 0..18
      20
                                                                    (1B00h,..)
3618h 20
           G GAMMA CURVE KNEES 0-18 Green Gamma Curve Knees 0..18 (1B00h,...)
362Ch 20 B GAMMA CURVE KNEES 0-18 Blue Gamma Curve Knees 0..18 (1B00h,...)
             Above 20-byte knees consist of ten 16bit values (Knee0 in LSB)
             Due to the 16bit-big-endian format, the byte-order is:
             Knee1, Knee0, Knee3, Knee2, ..., Knee17, Knee16, UNUSED, Knee18
```

```
RESERVED SOC2 3640
3640h
                                    Reserved
3642h
       2 POLY ORIGIN R
                                    Center Row
                                                  (max 07FFh, def=025Ch)
3644h
       2 POLY ORIGIN C
                                    Center Column (max 07FFh, def=0324h)
3646h ...
          RESERVED SOC2 3646-364C
                                    Reserved
364Eh 5x2
          P GR P000-4
                                    P00 for Green1 ;\P0 Coefficients
3658h 5x2
          P RD P000-4
                                    P00 for Red
                                                    ; (5 x float16 each)
3662h 5x2
          P BL P000-4
                                    P00 for Blue
                                                    ; (0010h,... each)
                                    P00 for Green2 ;/
366Ch 5x2
          P GB P000-4
3676h 5x2
          P GR P100-4
                                    P10 for Green1 :\
3680h 5x2
          P RD P100-4
                                    P10 for Red
                                                    : P1 Coefficients
          P BL P100-4
                                    P10 for Blue
                                                    : (5 x float16 each)
368Ah 5x2
3694h 5x2
          P GB P100-4
                                    P1Q for Green2
369Eh 5x2
          P GR P200-4
                                    P2Q for Green1 ;\
36A8h 5x2
          P RD P200-4
                                    P20 for Red
                                                    : P2 Coefficients
36B2h 5x2
          P BL P2Q0-4
                                    P2Q for Blue
                                                    ; (5 x float16 each)
36BCh 5x2 P GB P2Q0-4
                                    P20 for Green2
                                                    ;/
36C6h 5x2
          P GR P300-4
                                    P30 for Green1 :\
36D0h 5x2 P RD P3Q0-4
                                    P3Q for Red
                                                    : P3 Coefficients
36DAh 5x2
          P BL P300-4
                                    P30 for Blue
                                                    ; (5 x float16 each)
          P GB P300-4
                                    P3Q for Green2 ;/
36E4h 5x2
          P GR P4Q0-4
                                    P40 for Green1 ;\
36EEh 5x2
36F8h 5x2
          P RD P400-4
                                    P40 for Red
                                                    ; P4 Coefficients
3702h 5x2 P BL P400-4
                                    P40 for Blue
                                                    ; (5 x float16 each)
                                    P40 for Green2 ;/
370Ch 5x2 P GB P400-4
          RESERVED SOC2 3716-3278
                                    Reserved
3716h ...
```

DSi Aptina Camera Variables: RAM/SFR/MON (GPIO/Monitor) (MCU:0000h-20xxh)

Internal RAM (MCU:0000h..0xxxh)

Internal RAM is reserved for whatever internal purposes (probably including for storing the 'logical variables' at MCU:2xxxh at some physical memory locations at MCU:0xxxh). However, some of those undocumented reserved RAM cells are manipulated by DSi games:

```
02F0h 2 UNDOC_RAM_02F0 (set to 0000h by DSi games)
02F2h 2 UNDOC_RAM_02F2 (set to 0210h by DSi games)
02F4h 2 UNDOC_RAM_02F4 (set to 001Ah by DSi games)
```

Exact RAM Size is unknown (around 2Kbyte or so)? Some Aptina chips do also contain some sort of User RAM (at 0800h or so) for unknown purpose (just general purpose storage maybe). Unknown if the DSi chips are having any such User RAM.

Special Function Registers SFR (MCU:1040h..10FEh)

```
1040h .. RESERVED_SFR_1040-1050 Reserved
1060h .. RESERVED_SFR_1060-1066 Reserved (REV3)
1070h 2 GPIO DATA GPIO Data (0..1E00h)
```

```
Unused (0)
              9-12 gpio 3 0 data
              13-15 Unused (0)
 1072h
         2 RESERVED SFR 1072
                                      Reserved
 1074h
         2 GPIO OUTPUT SET
                                      GPIO Set
                                                 (0..0C00h/1E00h?) (W)
               0-8 Unused (0)
              9-12 gpio 3 0 output toggle (uh, toggle or set?)
              13-15 Unused (0)
         2 GPIO OUTPUT CLEAR
 1076h
                                      GPIO Clear (0..0C00h/1E00h?) (W)
              0-8 Unused (0)
              9-12 gpio 3 0 output clear
              13-15 Unused (0)
 1078h
         2 GPIO DIR
                                       GPIO Direction (0..1E00h, def=1E00h)
               0-8
                    Unused (0)
                    gpio 0 dir (0=Output, 1=Input) ;(LSBO of 10bit Output)
                    gpio 1 dir (0=Output, 1=Input) ;(LSB1 of 10bit Output)
                    gpio 2 dir (0=Output, 1=Input) ;(Flash/Shutter Pulse)
              11
                    gpio 3 dir (0=Output, 1=Input) ;(OE BAR for Databus)
              13-15 Unused (0)
 107Ah .. RESERVED SFR 107A-10FD
                                       Reserved
Monitor Variables MON (MCU:2000h..2025h)
         5 RESERVED MON 00-04
  2000h
                                       Reserved
 2005h
         1 MON CMD
                                       Monitor Command (0..FFh)
 2006h
         2 MON ARG1
                                       Monitor First Argument (0..FFFFh)
            RESERVED MON 08-22
 2008h
                                       Reserved
         2 MON PATCH ID 0
  2024h
                                      Monitor First Patch (0..FFFFh) (REV1)
                    mon patch 0 version (00h-0Fh)
               0 - 7
                      The version number of the first patch (R)
              8-15 mon patch 0 number (00h-0Fh)
                      Identifies which patch the first patch is (R)
 2024h
         1 MON PATCH ID 0
                                       (mask=FFh) (R) ;\unlike above
                                                                      (REV3)
 2025h
         1 MON PATCH ID 1
                                       (0..FF)
                                                                      (REV3)
                                                      :/REV1 specs
 2026h
         1 MON PATCH ID 2
                                       (0..FF)
                                                                      (REV3)
         1 RESERVED MON 27
  2027h
                                       Reserved
                                                                      (REV3)
```

DSi Aptina Camera Variables: SEQ (Sequencer) (MCU:21xxh)

Sequencer Variables SEQ (MCU:2100h..215Ah)

```
2100h .. RESERVED_SEQ_00 Reserved
2102h 1 SEQ_MODE SEQ Mode (enables "drivers") (def=0Fh)
0 Enable AE (ID=2)
```

```
Enable FD
                              (ID=4)
                  Enable AWB
                             (ID=3)
                  Enable HG
             3
                              (ID=11)
            4-7 Unspecified
2103h
                                     SEQ Cmd (0..FFh, def=01h)
       1 SEQ CMD
            0-7 Cmd
                        (0=Run, 1=Preview, 2=Capture, 3=Standby,
                        4=Lock, 5=Refresh, 6=Refresh Mode)
2104h
       1 SEQ STATE
                                     SEQ State (0..FFh)
             0-7 State (0=Run, 1=ToPreview, 2=Enter, 3=Preview
                         4=Leave, 5=ToCapture, 6=Enter, 7=Capture,
                         8=Leave, 9=Standby)
2105h ..
          RESERVED SEO 05
                                     Reserved
2106h
                                     Type of flash to be used
       1 SEQ FLASHTYPE
            0-6 Flash Type (0=None, 1=LED, 2=Xenon, 3=XenonBurst)
             7 Set flash to LOCK mode (0=Normal, 1=LOCK mode)
2107h
          RESERVED SEO 07-08
                                     Reserved
2109h
       1 SEQ AE FĀSTBŪFF
                                     AE Fast Buff (0..FFh, def=10h)
       1 SEQ AE FASTSTEP
210Ah
                                     AE Fast Step (0..FFh, def=02h)
210Bh
       1 SEQ AWB CONTBUFF
                                     AWB Cont Buff (0..FFh, def=08h)
210Ch
       1 SEQ AWB CONTSTEP
                                     AWB Cont Step (0..FFh, def=02h)
210Dh
          RESERVED SEQ 0D-10
                                     Reserved
                                    SEQ Options (0..FFh, def=08h)
2111h
       1 SEQ OPTIONS
             0 Reserved
            1 Reserved
             2 Reserved
             3 seq crop win ae, Use crop window for AE statistics
             4 seg crop win awb, Use crop window for AWB statistics
             7 Reserved
          RESERVED SEQ 12
2112h
                                     Reserved
       2 SEQ FLASH TH
2113h
                                     SEO Flash TH (0..FFFFh)
2115h
       1 SEQ CAP MODE
                                    Capture mode (in Capture state only)
             0 Xenon Flash (Still Only)
            1 Video
            2 Turn Flash off before last frame in capture state
             4 Video AE on
              Video AWB on
             6 Video HG on
                                    Num still frames captured (0..FFh,def=3)
2116h
       1 SEO CAP NUMFRAMES
2117h
       1 SEQ PREVIEW 0 AE
                                     Preview 0 AE (PREVIEW ENTER)
                                                                      ;\
             0-3 AE (0=0ff, 1=Fast, 2=Manual, 3=Continuous, 4=MDR)
            4-7 Unspecified (0..5) (0..0Fh for PREVIEW 2/3)
                                                                      ; Pre-
2118h
        1 SEQ PREVIEW 0 FD
                                     Preview 0 FD (PREVIEW ENTER)
                                                                      ; view
             0-7 FD (0=0ff, 1=Continuous, 2=Manual)
                                                                      ; 0
                                    Preview 0 AWB (PREVIEW ENTER)
2119h
       1 SEQ PREVIEW 0 AWB
             0-7 AWB (0=0ff, 1=0n)
                                                                      ; PRE-
```

```
211Ah
       1 SEQ PREVIEW 0 HG
                                     Preview 0 HG (PREVIEW ENTER)
                                                                       ; VIEW
             0-7 HG (0=0ff, 1=Fast, 2=Manual, 3=Continuous)
                                                                       : ENTER
211Bh
       1 SEQ PREVIEW 0 FLASH
                                     Flash Config (0..FFh)
             0-6 Flash (0=0ff,1=0n,2=Locked,3=AutoEvaluate,7=UserDef)
                Reserved
        1 SEQ PREVIEW 0 SKIPFRAME
                                    Skipframe State Config (def=40h)
211Ch
             0-3 Unspecified
                Unspecified (except PREVIEW 2: Reserved)
                Skip led on
                Skip state (0=No skip state, 1=Skip state)
                 Turn off fen
       1 SEO PREVIEW 1 AE
211Dh
                                                                      def=01h
211Eh
          SEQ PREVIEW 1 FD
                                       ; Preview 1 (PREVIEW)
                                                                      def=01h
211Fh
       1 SEO PREVIEW 1 AWB
                                       : (same as Preview 0. but
                                                                      def=01h
2120h
       1 SEQ PREVIEW 1 HG
                                       ; without AE=MDR,
                                                                      def=01h
       1 SEQ PREVIEW 1 FLASH
                                       ; without HG=Manual/Continous)
2121h
2122h
       1 SEQ PREVIEW 1 SKIPFRAME
                                                                      def=N/A
2123h
       1 SEQ PREVIEW 2 AE
2124h
       1 SEQ PREVIEW 2 FD
                                       ; Preview 2 (PREVIEW LEAVE)
2125h
        1 SEQ PREVIEW 2 AWB
                                       ; (same as Preview 0, but
2126h
        1 SEQ PREVIEW 2 HG
                                       ; without HG=Manual/Continous)
2127h
       1 SEQ PREVIEW 2 FLASH
       1 SEQ PREVIEW 2 SKIPFRAME
2128h
2129h
       1 SEQ PREVIEW 3 AE
212Ah
       1 SEQ PREVIEW 3 FD
                                       ; Preview 3 (CAPTURE ENTER)
212Bh
       1 SEQ PREVIEW 3 AWB
                                       ; (same as Preview 0)
212Ch
          SEQ PREVIEW 3 HG
212Dh
       1 SEQ PREVIEW 3 FLASH
       1 SEQ PREVIEW 3 SKIPFRAME
212Eh
                                       ;/
212Fh
           RESERVED SEO 2F-33
                                     Reserved
2134h
       1 UNDOC SEQ 34
                                     (0..FFh)
2135h
           RESERVED SE0 35-44
                                     Reserved
2145h
       2 UNDOC SEO 45
                                     (0..FFFFh)
          RESERVED SEQ 47-59
2147h
       . .
                                     Reserved
```

DSi Aptina Camera Variables: AE (Auto Exposure) (MCU:22xxh)

Auto Exposure Variables AE (MCU:2200h-2261h)

```
2200h .. RESERVED_AE_00 Reserved
2202h 1 AE_WINDOW_POS AE Window Position Y0 and X0
0-3 X0 (in units of 1/16th of frame width) (0..0Fh)
4-7 Y0 (in units of 1/16th of frame height) (0..0Fh)
```

```
2203h
                                     AE Window Height and Width (def=FFh)
       1 AE WINDOW SIZE
             0-3 Width (units of 1/16th of frame width, minus 1) (0..0Fh)
             4-7 Height (units of 1/16th of frame height, minus 1) (0..0Fh)
          RESERVED AE 04
                                     Reserved
2204h
          AE TARGET
2206h
                                     AE Target Brightness (0..FFh, def=32h)
       1
2207h
           AE GATE
                                     AE Sensitivity
                                                          (0..FFh, def=04h)
       1
                                     (0. FFh, def=02h)
2208h
          UNDOC AE 08
2209h
           RESERVED AE 09-0A
                                     Reserved
       1 AE MIN INDEX
220Bh
                                     Min
                                                              (0-FFh)
220Ch
       1 AE MAX INDEX
                                     Max allowed zone number (0-FFh,def=18h)
       1 AE MIN VIRTGAIN
220Dh
                                     Min allowed virtual gain (0-FFh,def=10h)
       1 AE MAX VIRTGAIN
                                     Max allowed virtual gain (0-FFh,def=80h)
220Eh
220Fh
           RESERVED AE 0F-11
                                     Reserved
       2 AE MAX DGAIN AE1
                                     Max digital gain pre-LC (def=8000h)
2212h
2214h
          RESERVED AE 14-16
                                     Reserved
2217h
       1 AE STATUS
                                     AE Status
                AE at limit (1=AE reached limit)
                R9 changed (1=Need to skip frame)
                Ready
                             (0=AE not ready, 1=AE ready)
             3-7 Unused (0)
                                                          (0-FFh,def=4Bh) (R)
        1 AE CURRENT Y
                                     Last measured luma
2218h
2219h
        2 AE R12
                                     Curr shutter delay
                                                              (def=0279h) (R)
221Bh
        1 AE INDEX
                                     Curr zone integration time (def=04h) (R)
221Ch
       1 AE VIRTGAIN
                                     Curr virtual gain
                                                          (0-FFh,def=10h) (R)
                                     Reserved
221Dh
           RESERVED AE 1D-1E
221Fh
       2 AE DGAIN AE1
                                     Current digital gain pre-LC (def=0080h)
2221h
           RESERVED AE 21
                                     Reserved
2222h
       2 AE R9
                                     Current R9:0 value (0-FFFFh, def=0010h)
          RESERVED AE 24-2C
2224h
                                     Reserved
222Dh
       2 AE R9 STEP
                                     Integration time per zone
                                                                 (def=009Dh)
                                     Reserved
222Fh
           RESERVED AE 2F-49
       . .
                                     Min value for target (0..FFh, def=32h)
       1 AE TARGETMIN
224Ah
       1 AE TARGETMAX
                                     Max value for target (0..FFh, def=96h)
224Bh
224Ch
       1 AE TARGETBUFFERSPEED
                                     Target Buffer Speed
                                                           (0..FFh, def=0Ch)
224Dh
           RESERVED AE 4D
                                     Reserved
       1 AE BASETARGET
                                     Target Base
                                                           (0..FFh, def=36h)
224Fh
          RESERVED AE 50-61
2250h
                                     Reserved
          RESERVED AE 62-64
2262h ..
                                     Reserved (REV3)
```

DSi Aptina Camera Variables: AWB (Auto White Balance) (MCU:23xxh)

Auto White Balance Variables AWB (MCU:2300h..236Eh)

```
2300h
           RESERVED AWB 00
                                     Reserved
2302h
       1 AWB WINDOW POS
                                     AWB Window Position Y0 and X0
             0-3 X0 (in units of 1/16th of frame width) (0..0Fh)
             4-7 YO (in units of 1/16th of frame height) (0..0Fh)
2303h
       1 AWB WINDOW SIZE
                                     AWB Window Size (def=EFh)
             0-3 Width (units of 1/16th of frame width, minus 1) (0..0Fh)
             4-7 Height (units of 1/16th of frame height, minus 1) (0..0Fh)
           RESERVED AWB 04
2304h ...
                                     Reserved
          AWB CCM L 0-2
2306h 3x2
                                     Left CCM K11,K12,K13 (0180h,FF00h,0080h)
230Ch 3x2
           AWB CCM L 3-5
                                     Left CCM K21, K22, K23 (FF66h, 0180h, FFEEh)
2312h 3x2
           AWB CCM L 6-8
                                     Left CCM K31,K32,K33 (FFCDh,FECDh,019Ah)
2318h
       2 AWB CCM L 9
                                     Left CCM Red/Green gain (0020h)
231Ah
          AWB CCM L 10
        2
                                     Left CCM Blue/Green gain (0033h)
231Ch 3x2 AWB CCM RL 0-2
                                     DeltaCCM D11,D12,D13 (0100h,FF9Ah,xxxxh)
2322h 3x2 AWB CCM RL 3-5
                                     DeltaCCM D21,D22,D23 (004Dh,FFCDh,FFB8h)
          AWB CCM RL 6-8
2328h 3x2
                                     DeltaCCM D31,D32,D33 (004Dh,0080h,FF66h)
232Eh
       2
           AWB CCM RL 9
                                     DeltaCCM Red/Green gain (0008h)
2330h
        2
           AWB CCM RL 10
                                     DeltaCCM Blue/Green gain (FFF7h)
                                     Curr CCM C11, C12, C13 (01BAh, FF5Bh, FFF1h)
2332h 3x2
          AWB CCM 0-2
2338h 3x2
           AWB CCM 3-5
                                     Curr CCM C21,C22,C23 (FFC7h,01B9h,FF87h)
233Eh 3x2
           AWB CCM 6-8
                                     Curr CCM C31, C32, C33 (FFF9h, FF32h, 01DCh)
2344h
       2
           AWB CCM 9
                                     Curr CCM Red/Green gain (003Ch)
2346h
           AWB CCM 10
                                     Curr CCM Blue/Green gain (002Bh)
2348h
        1 AWB GAIN BUFFER SPEED
                                     Gain Speed (1-20h, def=08h, 20h=fastest)
2349h
          AWB JUMP DIVISOR
                                     Jump Divisor (1-FFh, def=02h, 1=fastest)
        1
        1 AWB GAIN MIN
                                     Min AWB Red
234Ah
                                                      (def=59h) ;\Digital Gain
234Bh
           AWB GAIN MAX
                                     Max allowed Red (def=B6h); Min/max
        1
234Ch
           AWB GAINMIN B
                                     Min AWB
                                                      (def=59h); (0..FFh)
234Dh
        1
           AWB GAINMAX B
                                     Max allowed
                                                      (def=A6h) :/
           AWB GAIN R
                                     Current R digital gain
234Eh
        1
                                                                :\Current Gain
234Fh
        1 AWB GAIN G
                                     Current G digital gain
                                                               ; (0..FFh,
2350h
           AWB GAIN B
                                     Current B digital gain
                                                                :/def=80h)
2351h
        1 AWB CCM POSITION MIN
                                     Min/Left (def=?)
                                                         ;\(range 0..FFh,
2352h
                                     Max/Right (def=7Fh); 00h=incandescent,
           AWB CCM POSITION MAX
                                     Position (def=40h) ;/7Fh=daylight)
2353h
           AWB CCM POSITION
2354h
       1 AWB SATURATION
                                     Saturation (0..FFh, def=80h, 80h=100%)
2355h
        1 AWB MODE
                                     Misc control for AWB (0..FFh)
                               (1=AWB is done)
             0 Steady
             1 Limits Reached (1=AWB limit is reached)
             2 Reserved
             3 Reserved
             4 Reserved
               Force unit dgains
             6 NormCCM off
2356h
        2 AWB GAINR BUF
                                     Time-buffered R gain (0..FFFFh)
```

```
2358h
        2 AWB GAINB BUF
                                      Time-buffered B gain (0..FFFFh)
235Ah
           RESERVED AWB 5A-5C
                                      Reserved
235Dh
           AWB STEADY BGAIN OUT MIN
                                      (0-FF, def=78h)
           AWB STEADY BGAIN OUT MAX
235Eh
                                      (0-FF, def=86h)
235Fh
        1 AWB STEADY BGAIN IN MIN
                                      (0-FF, def=7Eh)
2360h
           AWB STEADY BGAIN IN MAX
                                      (0-FF, def=82h)
2361h
        2 UNDOC AWB 61
                                      (0..FFFFh, def=0040h)
2363h
           AWB TG MINO
                                      True Gray minimum (0..FFh, def=D2h)
        1 AWB TG MAX0
                                      True Grav maximum (0..FFh, def=F6h)
2364h
2365h
           AWB X0
                                      (0-FFh, def=10h)
           AWB KR L
2366h
                                      (0-FFh. def=80h)
2367h
        1 AWB KG L
                                      (0-FFh. def=80h)
2368h
        1 AWB KB L
                                      (0-FFh, def=80h)
2369h
        1 AWB KR R
                                      (0-FFh, def=80h)
        1 AWB KG R
236Ah
                                      (0-FFh, def=80h)
        1 AWB KB R
236Bh
                                      (0-FFh, def=80h)
       . .
          RESERVED_AWB_6C-6E
236Ch
                                      Reserved
```

DSi Aptina Camera Variables: FD (Anti-Flicker) (MCU:24xxh)

Anti-Flicker Variables FD (MCU:2400h..247Bh) 2400h RESERVED FD 00 Reserved 2402h FD WINDOW POSH Window Pos H (0..FFh, def=1Dh) 0-3 Width (in units of 1/16th of frame width, minus 1) (0..0Fh) 4-7 X0 (=position/origin or so?) (0..0Fh) 1 FD WINDOW HEIGHT FlickerMeasurementWindowHeight (def=04h) 2403h 0-5 Flicker measurement window height in rows (0..3Fh) 6-7 Unspecified 1 FD MODE Flicked Detection switches/indicators 2404h 0-3 Reserved (0...0Fh) (R) Debug mode (0=Disable, 1=Enable single period mode) Curr Flicker State (0=60Hz, 1=50Hz) (R) Curr Settings (0=60Hz, 1=50Hz) Manual Mode (0=Disable, 1=Enable) RESERVED FD 05-07 2405h Reserved 1 FD SEARCH FT 50 2408h Search F1 50Hz (0..FFh, def=33h) 2409h 1 FD SEARCH F2 50 Search F2 50Hz (0..FFh, def=35h)240Ah 1 FD SEARCH F1 60 Search F1 60Hz (0..FFh, def=29h) 240Bh 1 FD SEARCH F2 60 Search F2 60Hz (0..FFh, def=2Bh) 240Ch 1 UNDOC FD OC (0..FFh) 1 FD STAT MIN 240Dh Stat Min (0..FFh, def=03h) 240Eh FD STAT MAX Stat Max (0..FFh, def=05h)

```
240Fh
           RESERVED FD 0F
                                     Reserved
2410h
           FD MIN AMPLITUDE
                                     Ignore Signals below Min (0..FFh, def=5)
       1
2411h
        2
           FD R9 STEP F60 A
                                     60HzA (def=0D4h) ;\Minimal Shutter Width
2413h
           FD R9 STEP F50 A
                                     50HzA (def=103h); Steps for 60Hz/50H AC
2415h
                                     60HzB (def=09Dh); in Context A/B
           FD R9 STEP F60 B
        2 FD R9 STEP F50 B
                                     50HzB (def=0B8h) ;/(0..FFFFh)
2417h
2419h
           RESERVED FD 19-7B
                                     Reserved
```

DSi Aptina Camera Variables: MODE (Mode/Context) (MCU:27xxh)

```
Mode Variables MODE (MCU:2700h..2768h)
 2700h
             RESERVED MODE 00-02
                                               Reserved
          2 MODE OUTPUT WIDTH A
 2703h
                                         (CX) (0..FFFFh, def=0320h)
                                                                       ;\Size A
 2705h
            MODE OUTPUT HEIGHT A
                                         (CY) (0...FFFFh, def=0258h)
                                                                       :/
 2707h
          2 MODE OUTPUT WIDTH B
                                               (0..FFFFh, def=0640h)
                                                                       ;\Size B
 2709h
            MODE OUTPUT HEIGHT B
                                               (0..FFFFh, def=04B0h)
                                                                       ;/
 270Bh
          1 MODE A MIPI VC
                                               (0..07h) (REV3)
                                                                       ;-Mipi A
 270Ch
            MODE B MIPI VC
                                               (0..07h) (REV3)
                                                                       ;-Mipi B
          1
 270Dh
          2 MODE SENSOR ROW START A
                                         (Y1)
                                               (0..FFFFh)
                                                                       ;\
 270Fh
          2 MODE SENSOR COL START A
                                         (X1)
                                               (0..FFFFh)
                                               (0..FFFFh, def=040Dh)
 2711h
             MODE SENSOR ROW END A
                                         (Y2)
 2713h
          2 MODE SENSOR COL END A
                                              (0..FFFFh, def=050Dh)
                                                                       ; Sensor
 2715h
          2 MODE SENSOR ROW SPEED A
                                               (0..0777h, def=0112h)
                                                                       ; A
               0-\overline{2}: pixclk speed (0..7)
                       1ADC: Pclk = 2 mclks * bits[0:2]
                       2ADC: bits[0:2]
               4-6: Reserved (0..7)
               8-10: Reserved (0..7)
                                               (0..FFFFh. def=046Ch)
 2717h
          2 MODE SENSOR READ MODE A
               0:
                    horiz mirror
                    vert flip
               2-4: y odd inc (0..7)
               5-7: x \text{ odd inc } (0..7)
                    low power
               10: xy bin en
               11: x bin en
 2719h
          2 MODE SENSOR FINE CORRECTION A
                                               (0..FFFFh, def=007Bh)
                                               (0..FFFFh, def=0408h)
 271Bh
          2 MODE SENSOR FINE IT MIN A
          2 MODE SENSOR FINE IT MAX MARGIN A (0..FFFFh, def=00ABh)
 271Dh
 271Fh
             MODE SENSOR FRAME LENGTH A
                                               (0...FFFFh, def=0293h)
          2 MODE SENSOR LINE LENGTH PCK A
 2721h
                                               (0..FFFFh, def=07D0h)
                                                                       ;/
 2723h
            MODE SENSOR ROW START B
                                               (0..FFFFh, def=0004h)
```

```
2725h
           MODE SENSOR COL START B
                                             (0..FFFFh, def=0004h)
                                                                   ; Sensor
2727h
           MODE SENSOR ROW END B
                                                                   ; B
                                             (0..FFFFh, def=040Bh)
2729h
           MODE SENSOR COL END B
                                             (0..FFFFh, def=050Bh)
272Bh
                                             (0..0777h, def=0111h)
           MODE SENSOR ROW SPEED B
                                                                    ; (same
272Dh
           MODE SENSOR READ MODE B
                                             (0..FFFFh, def=0024h)
                                                                   ; as
272Fh
           MODE SENSOR FINE CORRECTION B
                                             (0..FFFFh, def=00A4h)
                                                                    ; Sensor
2731h
        2 MODE SENSOR FINE IT MIN B
                                             (0...FFFFh, def=0408h)
                                                                    ; A, see
2733h
        2 MODE SENSOR FINE IT MAX MARGIN B (0..FFFFh, def=00A4h)
                                                                    ; there)
2735h
        2 MODE SENSOR FRAME LENGTH B
                                             (0..FFFFh, def=04EDh)
2737h
        2 MODE SENSOR LINE LENGTH PCK B
                                             (0..FFFFh, def=0D06h)
2739h
        2 MODE CROP XO A
                                             (0..FFFFh)
273Bh
        2 MODE CROP X1 A
                                             (0..FFFFh. def=031Fh)
                                                                    ; Crop A
273Dh
        2 MODE CROP YO A
                                             (0..FFFFh)
        2 MODE CROP Y1 A
273Fh
                                             (0..FFFFh, def=0257h)
           RESERVED MODE 41-45
2741h
                                            Reserved
       2 MODE CROP XO B
2747h
                                             (0..FFFFh)
2749h
        2 MODE CROP X1 B
                                            (0..FFFFh, def=063Fh)
                                                                   ; Crop B
274Bh
        2 MODE CROP YO B
                                            (0..FFFFh)
        2 MODE CROP Y1 B
                                            (0..FFFFh, def=04AFh)
274Dh
274Fh
           RESERVED MODE 4F-53
                                            Reserved
        2 MODE OUTPUT FORMAT A
2755h
                                            Format A (0..FFFFh
        2 MODE OUTPUT FORMAT B
2757h
                                            Format B (0..FFFFh
             0
                   swap channels (swap Cb/Cr in YUV and R/B in RGB);
             1
                   swap chrominance luma
                                                                    ; Format
             2
                   bayer out (Progressive Bayer)
                                                                    ; A/B
                   monochrome (0..1)
             4
                   Reserved
             5
                   output mode (0=YUV, 1=RGB)
             6-7
                   RGB Format (0=565, 1=555, 2=444xh, 3:x444h)
                   Processed Bayer (0..1)
                   Invert out clk (0..1) (REV3)
             10-15 Unspecified
2759h
        2 MODE SPEC EFFECTS A
                                            Effects A (def=6440h) :\
275Bh
        2 MODE SPEC EFFECTS B
                                            Effects B (def=6440h)
             0-2 Selection (1=Mono, 2=Sepia, 3=Negative,
                                                                    : Effects
                    4=Solarization, 5=Solarization w/ UV)
                                                                    : A/B
             3-5 Dither bitwidth
                  Dither luma
             8-15 Solarization Threshold (0..7 for diff effects)
                                                                    ;/
                                                                    ;\Offset
275Dh
        1 MODE Y RGB OFFSET A
                                            Offset A (00h..FFh)
275Eh
           MODE Y RGB OFFSET B
                                            Offset B (00h..FFh)
        1
                                                                    ;/A/B
275Fh
        2 MODE COMMON MODE SETTINGS BRIGHT COLOR KILL
                                                                    ;\
             Shadow register for 35A4h in SOC2
                                                                    ; Kill
             0-2
                  Color kill saturation point (0..7)
             3-5
                   Bright color kill gain
                                               (0..7)
                                                                    ; Bright
```

```
Bright color kill threshold (0..7)
                  Signal ctrl (1=use luma as min/max value)
                               (1=enable bright color kill)
            10
                  en kl
            11-15 Unspecified
2761h
       2 MODE COMMON MODE SETTINGS DARK COLOR KILL
            Shadow register for 35A2h in SOC2
             0-2 Dark color kill gain
                                             (0..7)
                                                                   : Kill
                  Dark color kill threshold (0..7)
                                                                   ; Dark
                   Signal ctrl (1=use luma as min/max value)
                  en dark kl (1=enable dark color kill)
            8-15 Unspecified
2763h
       2 MODE COMMON MODE SETTINGS FX SEPIA SETTINGS
                  Sepia constants for Cr (00h..FFh)
                                                                   ; Sepia
            8-15 Sepia constants for Cb (00h..FFh)
       1 MODE COMMON MODE SETTINGS FILTER MODE
2765h
            Shadow register for 326Eh in SOC1
             0-2 UV Filter mode (0..7)
                                                                    Filter
             3-4 Y Filter mode (0..3)
             5
                  Enable y filter (enable y permanently)
                  Threshold switch, switch for adaptive Y filter threshold
                  Off switch, B/W filter enable switch
       1 MODE COMMON MODE SETTINGS TEST MODE Test (00h. FFh)
2766h
            0-? Test Pattern (0=None?, 1=Flat, 2=Ramp, 3=ColorBars,
                  4=VertStripes, 5=Noise, 6=HoriStripes)
            Output test pattern (instead camera image)
             requires "Refresh Command" sent to Sequencer
2767h .. RESERVED MODE 67-68
                                                Reserved
```

DSi Aptina Camera Variables: HG (Histogram) (MCU:2Bxxh)

Histogram Variables HG (MCU:2B00h..2B61h)

```
2B00h .. RESERVED HG 00-03
                                     Reserved
      1 HG MAX DLEVEL
2B04h
                                     DarkLevel Limit (0..FFh, def=40h)
      .. RESERVED HG 05
2B05h
                                     Reserved
2B06h
       1 HG PERCENT
                                     Percent?
                                                     (0..FFh. def=03h)
2B07h
          RESERVED HG 07
                                     Reserved
2B08h
       1 HG DLEVEL
                                     DarkLevel
                                                     (0..FFh, def=10h)
2B09h
          RESERVED HG 09-16
                                     Reserved
2B17h
      1 HG AVERAGELUMA
                                                       (0..FFh)
                                     Average Luma
2B18h
          RESERVED HG 18-1A
                                     Reserved
                                    Brightness Metric (0..FFFFh)
2B1Bh
       2 HG BRIGHTNESSMETRIC
2B1Dh
          RESERVED HG 1D
                                     Reserved
```

```
2B1Fh
                                      Low Light mode controls (def=C4h)
        1 HG LLMODE
             0-3
                  Brightness Metric Prescaler (01h..0Fh)
             4-5 Unused (0)
                  HG 2d corr vs clusterdc
                  Clusterdc vs gains
2B20h
                                                          (0..FFh, def=43h)
        1 HG LL SAT1
                                      LL SAT1
2B21h
           UNDOC HG 21
                                                          (0..FFh, def=10h)
                                      Whatever
2B22h
           HG LL APCORR1
                                      LL APCORR1
                                                          (0..FFh, def=03h)
2B23h
           UNDOC HG 23
                                      Whatever
                                                          (0..FFh. def=04h)
2B24h
        1
           HG LL SAT2
                                      LL SAT2
                                                          (0..FFh, def=0Ch)
2B25h
           HG LL INTERPTHRESH2
                                      LL INTERPTHRESH2
                                                          (0..FFh, def=23h)
2B26h
        1 HG LL APCORR2
                                      LL APCORR2
                                                          (0..FFh)
2B27h
           HG LL APTHRESH2
                                      LL APTHRESH2
                                                          (0..FFh, def=04h)
2B28h
        2 HG LL BRIGHTNESSSTART
                                      LL BRIGHTNESSSTART (0..FFFFh, def=0A8Ch)
2B2Ah
           HG LL BRIGHTNESSSTOP
                                      LL BRIGHTNESSSTOP
                                                          (0..FFFFh, def=34BCh)
2B2Ch
           HG NR START R
                                      NR START R
                                                          (0..FFh, def=06h)
2B2Dh
        1
           HG NR START G
                                      NR START G
                                                          (0..FFh. def=0Eh)
2B2Eh
        1
           HG NR START B
                                      NR START B
                                                          (0..FFh, def=06h)
2B2Fh
        1
           HG NR START OL
                                      NR START OL
                                                          (0..FFh, def=06h)
           HG NR STOP R
                                      NR_STOP \overline{R}
2B30h
                                                          (0..FFh, def=1Eh)
2B31h
           HG NR STOP G
                                      NR STOP G
        1
                                                          (0..FFh, def=1Eh)
2B32h
                                      NR STOP B
                                                          (0..FFh, def=1Eh)
        1
           HG NR STOP B
           HG NR STOP_OL
2B33h
                                      NR STOP OL
                                                          (0..FFh, def=1Eh)
2B34h
        1
           HG NR GAINSTART
                                      NR GAINSTART
                                                          (0..FFh, def=08h)
2B35h
        1
           HG NR GAINSTOP
                                      NR GAINSTOP
                                                          (0..FFh, def=80h)
2B36h
           HG CLUSTERDC TH
                                      CLUSTERDC TH
                                                          (0..FFh, def=1Eh)
2B37h
          HG GAMMA MORPH CTRL
                                      Gamma Morphing Control (0..FFh, def=3)
             0-1 Enable Gamma Morph (0=Disable, 1=Use Table A, 2=Use Table B,
                 3=AutoMorph between Table A and B based on BrightnessMetric)
             2-7 Unspecified
2B38h
        2 HG GAMMASTARTMORPH
                                      Gamma Start Morph (0..FFFFh, def=0A8Ch)
2B3Ah
           HG GAMMASTOPMORPH
                                      Gamma Stop Morph (0..FFFFh, def=34BCh)
2B3Ch
       19 HG GAMMA TABLE A 0-18
                                      Gamma Table A for normal light condition
            Default=xx,1B,2E,4C,78,98,B0,E8,CF,D9,E1,E8,EE,F2,F6,F9,FB,FD,FF
2B4Fh 19 HG GAMMA TABLE B 0-18
                                      Gamma Table B for low light condition
            Default=xx,0F,1A,2E,50,6A,80,91,A1,AF,BB,C6,D0,D9,E2,EA,F1,F9,FF
            Above 2 tables have normal byte-order (Entry0, Entry1, ..., Entry18)
        2 HG FTB START BM
2B62h
                                      (0..FFFFh, def=7FBCh) (REV3)
2B64h
           HG FTB STOP BM
                                      (0..FFFFh, def=82DCh) (REV3)
        2 HG CLUSTER DC BM
2B66h
                                      (0..FFFFh, def=4A38h) (REV3)
```

DSi Alternate Cameras from Unknown Manufacturer

Device A0h/E0h appear to be cameras from an alternate manufacturer. DSi games are supporting these devices, but as by now, there aren't any DSi consoles known to be actually fitted with these cameras.

The camera type & manufacturer are still unknown. Below initialization data is containing some characteristic info that should allow to identify them. For example, register 03h appears to be bank-switching the other registers.

unknown_cam_get_chip_id:

Reading an 8bit value from index 00h (in any bank?) seems to return some Chip ID, at least the DSi is reading that register before initialization (despite of reading it, the DSi does appear to ignore that value though).

Note: On a DSi with Aptina cameras, trying to read anything from IC2 devices A0h/E0h does just return FFh-bytes.

Formatting Note

Below tables consist of "Index,Length,Data[Length]" entries.

unknown cam type code list init:

```
003h, 1,001h
                          ;<-- bank maybe?
009h, 3,0E2h,002h,002h
004h, 1,010h
004h, 1,0A0h
004h, 2,090h,04Ch
00Dh, 1,0FFh
016h, 1,053h
018h, 3,002h,001h,00Fh
020h, 1,000h
023h, 2,000h,000h
034h, 8,000h,003h,000h,003h,001h,002h,000h,0C2h
03Dh, 4,050h,050h,000h,067h
042h, 1,01Ch
04Ah, 2,043h,0F8h
04Eh. 7.028h.0FCh.000h.024h.014h.008h.008h
056h, 13,000h, 018h, 028h, 034h, 044h, 056h, 06Eh, 080h, 0A4h, 0C2h, 0D6h, 0E8h, 0F4h
07Ah, 17, 039h, 03Bh, 03Ah, 03Ch, 03Ch, 03Ch, 03Ch, 03Ch, 03Ch, 03Ch, 03Ah, 03Ch, 03Ah
        03Ah,031h,03Ah,082h
08Dh, 22, 08Ah, 090h, 096h, 09Ch, 0A4h, 0AAh, 0B0h, 0B6h, 0BCh, 0C4h, 0CAh, 0D0h, 0D6h
       0DCh, 0E4h, 0EAh, 0F0h, 0F2h, 0F4h, 0F6h, 0F8h, 0FAh
0A9h, 1,02Bh
0ABh, 3,02Eh,000h,050h
0AFh, 1,070h
0B2h, 4,03Ch,068h,049h,070h
0B7h,21,032h,000h,00Eh,0F8h,00Ch,07Ah,040h,000h,000h,010h,044h,064h,052h
        012h,001h,0D7h,004h,002h,024h,002h,024h
```

```
0D4h, 5,004h,004h,008h,00Ah,010h
016h, 1,0F7h
ODEh, 2,002h,024h
016h, 1,053h
0E1h, 1,034h
0FFh, 1,00Fh
003h, 1,002h
                           ;<-- bank maybe?
005h, 2,06Dh,004h
011h, 4,004h,048h,004h,048h
016h, 2,00Ch,0D8h
019h, 2,00Ch,0D8h
01Eh. 6.002h.024h.070h.000h.001h.06Eh
026h, 7,008h,00Fh,00Fh,006h,0FFh,0FFh,003h
02Eh, 19, 07Eh, 088h, 074h, 07Eh, 008h, 010h, 080h, 008h, 084h, 078h, 001h, 003h, 00Ah
        025h,060h,0B0h,006h,000h,000h
042h, 7,080h,010h,010h,010h,040h,080h,0FFh
04Ah,30,000h,000h,001h,0E5h,001h,0E0h,000h,070h,002h,0F0h,000h,02Eh,001h
        0F3h,000h,005h,000h,000h,001h,000h,000h,0C0h,000h,026h,000h,01Ch
        000h,0B3h,000h,086h
069h,36,000h,000h,006h,014h,014h,01Fh,000h,000h,000h,000h,000h,01Fh,000h
        000h,010h,010h,010h,01Fh,000h,000h,004h,004h,004h,01Fh,000h,000h
        095h, 1,084h
097h, 18, 002h, 000h, 0FFh, 0FFh, 000h, 0FFh, 0FFh, 000h, 0FFh, 0FFh, 0FFh, 000h, 0FFh
        0FFh,000h,0F8h,014h,010h
0AAh, 13,044h,098h,08Ch,09Ch,048h,08Ch,08Ah,09Ch,046h,02Ah,080h,008h,026h
OB8h, 8,02Ah,084h,000h,026h,02Ah,080h,008h,020h
OC1h, 10, 038h, 020h, 01Fh, 01Dh, 034h, 020h, 01Fh, 01Dh, 045h, 05Dh
0CCh, 2,020h,020h
0D0h, 3,080h,000h,0FFh
003h, 1,000h
                           ;<-- bank maybe?
013h, 2,000h,04Ch
01Dh. 2.000h.04Ch
015h, 2,001h,05Fh
055h, 2,001h,05Eh
031h, 6,006h,068h,00Ch,005h,004h,047h
047h, 2,000h,003h
04Ah, 3,0A0h,000h,003h
04Fh, 2,000h,003h
059h, 2,000h,001h
05Fh, 2,000h,001h
066h, 1,09Eh
06Eh, 2,07Fh,003h
075h, 1,050h
07Ah, 2,000h,001h
```

```
07Eh, 1,020h
082h, 1,038h
084h, 14,003h,040h,003h,040h,000h,000h,0040h,003h,0FFh,002h,008h,020h,018h,006h
093h, 11, 020h, 040h, 040h, 01Fh, 002h, 000h, 000h, 000h, 000h, 000h
                           ;<-- bank maybe?
003h, 1,001h
00Fh, 1,0C9h
                                 ;or, for Device E0h: 00Fh, 1,0C8h
052h, 3,004h,008h,008h
                                 ;or, for Device E0h: N/A
003h, 1,002h
                            ;<-- bank maybe?
026h. 1.008h
                                 ;or, for Device E0h: 026h, 1,000h
0CCh, 2,0C0h,0C0h
                                 ;or, for Device E0h: N/A
0B4h, 1,000h
                                ;or, for Device E0h: N/A
                                :or, for Device E0h: N/A
0B6h. 1.026h
0B9h, 3,000h,008h,026h
                                ;or, for Device E0h: N/A
0BDh. 1.000h
                                or, for Device E0h: N/A
                                 ;or, for Device E0h: N/A
026h, 1,008h
003h, 1,001h
                            ;<-- bank maybe?
02Dh, 1,0FFh
004h, 1,020h
003h, 1,002h
                            ;<-- bank maybe?
```

unknown cam type code list activate:

```
0A7h, 1,014h
                           ;<-- bank maybe?
003h, 1,001h
004h, 1,0A0h
004h, 1,090h
02Dh, 1,000h
004h, 1,098h
```

Random Note

This info is probably not really helpful, but the DSi firmware contains code for setting Register C1h..C9h (within unknown bank) to one of the following twelve settings.

```
C1h, 8,038h,030h,01Fh,01Fh,02Ch,030h,01Fh,01Fh
C1h, 8,038h,030h,01Fh,01Fh,038h,030h,01Fh,01Fh
C1h, 8,02Ch,030h,01Fh,01Fh,02Ch,030h,01Fh,01Fh
C1h, 8,02Ch,030h,01Fh,01Fh,02Ch,030h,01Fh,01Fh
C1h, 8,02Ch,030h,01Fh,01Fh,02Ch,030h,01Fh,01Fh
C1h, 8,02Ch,030h,01Fh,01Fh,02Ch,030h,01Fh,01Fh
C1h, 8,030h,028h,018h,018h,034h,028h,008h,018h
C1h, 8,030h,028h,018h,018h,030h,028h,008h,018h
C1h, 8,028h,028h,018h,018h,028h,028h,008h,018h
C1h, 8,028h,028h,018h,018h,028h,028h,008h,018h
C1h, 8,028h,028h,018h,018h,028h,028h,008h,018h
C1h, 8,028h,028h,018h,018h,028h,028h,008h,018h
```

DSi Cameras

Camera registers

Cameras are controlled and initialized via I2C bus (on ARM7 side).

DSi I2C Bus

The actual camera data transfers are done with below registers (on ARM9 side).

4004200h - DSi9 - CAM MCNT - Camera Module Control

0	Unknown	(R or R/W)
1	Unknown (1=Enable?)	(R or R/W)
2-4	Unknown	(R or R/W)
5	Unknown (1=Enable?) (0=CamI2C fails?)	(R or R/W)
6	Unknown	(R or R/W)
7	Unknown (gets set automatically?)	(R?)
8-15	Unknown/Unused (00h)	(0?)

Written values are 0000h and 0022h.

Camera I2C access works only when bit5=1 (otherwise camera i2c reads just return FFh; maybe bit5=0 issues a reset to the camera devices or so?) "Used for resetting cameras. Once cameras are reset by poking this register, all three 0x0400420X camera registers are set to zero." Uh, is that really true, and which "three" registers are that?

4004202h - DSi9 - CAM CNT - Camera Control

0-3	Number of DMA scanlines minus 1 (usually 3=Four Scanlines)	(R or R/W)
4	Data request? or Data overrun? or so?	(R)
5	Clear bit4, and flush CAM DAT till next Camera Vblank?	(W)
6-7	Unknown/Unused (0)	(0?)
8-9	? Set to 2 during init, 0 on cameras shutdown	(R/W)
10	? Set to 1 during init, 0 on cameras shutdown	(R/W)
11	<pre>IRQ Enable (0=Disable, 1=Enable)</pre>	(R/W)
12	Unknown/Unused (0)	(0?)
13	Color Format (0=Direct/YUV422, 1=Convert YUV-to-RGB555)	(R or R/W)
14	Trimming Enable (0=Normal/FullPicture, 1=Crop via SOFS/EOFS)	(R or R/W)
15	Transfer Enable (0=Disable/AllowConfig, 1=Enable/Transfer)	(R/W)

4004204h - DSi9 - CAM DAT - Camera Data (R)

Transfers two camera pixels at once (from left-to-right, starting with upper scanline).

Pixel Format (in "YUV422" mode):

- 0-7 First Pixel Luminance (Y) (unsigned, 00h..FFh, FFh=white)
- 8-15 Both Pixels Blue (Cb aka U) (unsigned, 00h..FFh, 80h=qray)

```
16-23 Second Pixel Luminance (Y)
                                   (unsigned, 00h..FFh, FFh=white)
 24-31 Both Pixels Red (Cr aka V)
                                   (unsigned, 00h..FFh, 80h=gray)
Pixel Format (in YUV-to-RGB555 mode) (matches 2D Engine Bitmap format):
 0-4 First Pixel Red Intensity
                                     (0..31)
 5-9 First Pixel Green Intensity (0..31)
 10-14 First Pixel Blue Intensity
                                   (0..31)
       First Pixel Alpha (always 1=NonTransparent)
 16-20 Second Pixel Red Intensity
                                     (0..31)
 21-25 Second Pixel Green Intensity (0..31)
 26-30 Second Pixel Blue Intensity (0..31)
       Second Pixel Alpha (always 1=NonTransparent)
```

The Aptina camera's MODE_OUTPUT_FORMAT registers and MIPI_CONTROL register can be configured to output stuff like YUV, RGB555, RGB444, BGR565, RAW8, etc. However, DSi games seem to be always using YUV mode at camera side (and the above RGB555 data is produced by activating YUV-to-RGB conversion in CAM_CNT.bit13 at console side).

YUV mode gives better quality with 8bit resolution (whilst RGB555 mode is having only 5bit, and, as it's converted from YUV, it's certainly having color information being shared for each two-pixel groups, too).

CAM_DAT should be usually read via NDMA (see below). Manually reading CAM_DAT for one block (eg. 256x4 pixels) does work, but it's unknown how to retrieve further blocks via manual reading (except, one further block arrives after around 40000h clock cycles, but that's much too slow, and it's only one extra block).

(0)

Formulas for converting YUV to RGB

```
R = Y+(Cr-80h)*1.402

G = Y-(Cr-80h)*0.714)-(Cb-80h)*0.344

B = Y+(Cb-80h)*1.772
```

Clip results to MinMax(00h,FFh), and apply final divide by 8 for RGB555.

4004210h - DSi9 - CAM_SOFS Camera Trimming Starting Position Setting (32bit)

```
4004214h - DSi9 - CAM_EOFS Camera Trimming Ending Position Setting (32bit)

Unused (0)
```

```
1-9 X-Offset (0..1FFh) in words (ie. 2-pixel units)? (R or R/W) 10-15 Unused (0) (0)
```

16-24 Y-Offset (0..1FFh) in scanlines? (R or R/W) 25-31 Unused (0) (0)

Crops the incoming camera picture before passing it to CAM DAT, used only if enabled in CAM CNT.14.

Write-Protected Camera Bits (R or R/W)

The "(R or R/W)" bits are getting Read-Only when camera transmission is enabled, ie. they can be changed only when CAM_CNT.Bit15=0.

Internal Camera Reflections from LCD Backlights

The LCD backlights can cause nasty reflections on the internal camera (particulary when wearing glasses). There isn't much that could be done during preview,

but when taking photos, it might be recommended to output a black/dark picture on the LCDs during the capture.

Internal Camera Mirroring

The Internal Camera is conventionally having x-flip enabled (in Aptina MODE_SENSOR_READ_MODE registers), so the internal camera will behave as a mirror (which may appear more familiar to most users in preview mode). The firmware's "Nintendo DSi Camera" utility is even saving jpg's in mirrored form instead of saving true authentic photos.

Camera Detection

There are four possible I2C camera devices, although usually only two of them should be installed. The firmware detects the cameras by reading their Chip ID registers (but without actually insisting on any specific ID values, instead, it's merely checking the ACK error flag in the I2C register - if all four devices are returning ACK=okay, then it's actually initializing all four cameras; though unknown if the GUI is actually supporting that many cameras).

Camera Init

```
[4004004h]=[4004004h] OR 0004h
                                            :SCFG CLK, CamInterfaceClock = ON
                                            ;CAM MCNT, Camera Module Control
[4004200h]=0000h, delay(1Eh)
[4004004h] = [4004004h] OR 0100h, delay(1Eh); SCFG CLK, CamExternal Clock = ON
[4004200h]=0022h, delay(2008h)
                                            ;CAM MCNT, Camera Module Control
                                            ;SCFG CLK, CamExternal Clock = OFF
[4004004h]=[4004004h] AND NOT 0100h
                                            ;CAM CNT, allow changing params
[4004202h]=[4004202h] AND NOT 8000h
                                            ;CAM CNT, whatever?
[4004202h]=[4004202h] OR 0020h
[4004202h]=([4004202h] AND NOT 0300h) OR 0200h
[4004202h]=[4004202h] OR 0400h
[4004202h]=[4004202h] OR 0800h
[4004004h]=[4004004h] OR 0100h, delay(14h) ;SCFG CLK, CamExternal Clock = ON
issue "aptina_code_list_init" via I2C bus on ARM7 side
[4004004h]=[4004004h] AND NOT 0100h
                                            ;SCFG CLK, CamExternal Clock = OFF
[4004004h]=[4004004h] OR 0100h, delay(14h) ;SCFG CLK, CamExternal Clock = ON
issue "aptina code list activate" via I2C bus on ARM7 side
[4004202h] = [4\overline{0}0420\overline{2}h]  OR 2000h
[4004202h]=([4004202h] AND NOT 000Fh) OR 0003h
[4004202h]=[4004202h] OR 0020h
[4004202h]=[4004202h] OR 8000h
                                            ;CAM CNT, start transfer
[4004120h]=04004204h
                                            ;NDMA1SAD, source CAM DTA
                                            ;NDMA1DAD, dest RAM/VRAM
[4004124h] = 0xxxxxxxxh
                                            ;NDMA1TCNT, len for 256x192 total
[4004128h]=00006000h
                                            ;NDMA1WCNT, len for 256x4 blocks
[400412Ch]=00000200h
                                            ;NDMA1BCNT, timing interval or so
[4004130h]=00000002h
                                            ;NDMA1CNT, start camera DMA
[4004138h]=8B044000h
```

Specifications

The Nintendo DSi contains two cameras. The cameras can be used in the Nintendo DSi Camera application or DSi games that are compatible. 640*480 VGA (0.3 Megapixel)

No zoom and no flash. Photos saved in JPG format (saved in DCIM/ folder on the SD/SDHC or in the internal memory).

Camera Applications

Nintendo DSi Camera System Menu (can take photos, and can display JPG's with "Star" sticker) Flipnote (doesn't directly support camera hardware, but can import JPG's)

Camera Games

Asphalt 4: Elite Racing (DSiWare)
Brain Challenge (DSiWare)
Classic Word Games
Cooking Coach
Pop SuperStar: Road To Celebrity (DSiWare)
Real Football 2009 (DSiWare)
WarioWare: Snapped! (DSiWare)
iCarly
Pokemon Black, White (2010, JP)
Castle of Magic (DSiWare)
Photo Dojo (DSiWare)
System Flaw (mis-uses camera as gyro sensor)

DSi SD/MMC Protocol and I/O Ports

I/O Ports

DSi SD/MMC I/O Ports: Command/Param/Response/Data

DSi SD/MMC I/O Ports: Interrupt/Status
DSi SD/MMC I/O Ports: Control Registers

DSi SD/MMC I/O Ports: Unknown/Unused Registers

DSi SD/MMC I/O Ports: Misc

SD/MMC Protocol

DSi SD/MMC Protocol: Command/Response/Register Summary

DSi SD/MMC Protocol: General Commands

DSi SD/MMC Protocol: Block Read/Write Commands

DSi SD/MMC Protocol: Special Extra Commands

DSi SD/MMC Protocol: CSR Register (32bit Card Status Register)

DSi SD/MMC Protocol: SSR Register (512bit SD Status Register)

DSi SD/MMC Protocol: OCR Register (32bit Operation Conditions Register)

DSi SD/MMC Protocol: CID Register (128bit Card Identification)

DSi SD/MMC Protocol: CSD Register (128bit Card-Specific Data)

DSi SD/MMC Protocol: EXT CSD Register (4096bit Extended CSD Register) (MMC)

DSi SD/MMC Protocol: RCA Register (16bit Relative Card Address)

DSi SD/MMC Protocol: DSR Register (16bit Driver Stage Register) (Optional)

DSi SD/MMC Protocol: SCR Register (64bit SD Card Configuration Register)

DSi SD/MMC Protocol: PWD Register (128bit Password plus 8bit Password len)

DSi SD/MMC Protocol: State
DSi SD/MMC Protocol: Signals

SDIO Protocol

DSi SDIO Special SDIO Commands

DSi SDIO Memory and I/O Maps

DSi SDIO Common Control Registers (CCCR)

DSi SDIO Function Basic Registers (FBR)

DSi SDIO Card Information Structures (CIS)

The DSi is using SDIO for the new DSi Wifi interface,

DSi Atheros Wifi SDIO Interface

DSi Atheros Wifi Internal Hardware

Pinouts

AUX DSi SD/MMC Pin-Outs

DSi SD/MMC I/O Ports: Command/Param/Response/Data

4004800h/4004A00h - SD_CMD - Command and Response/Data Type (R/W)

```
undoc Unknown/undoc (read/write-able)
15
             Security Cmd? (0=Normal, 1=Whatever/Security?) (sdio?)
14
     undoc
13
     undoc
            Data Length (0=Single Block, 1=Multiple Blocks)
     undoc Data Direction (0=Write, 1=Read)
12
11
     NTDT
             Data Transfer (0=No data, 1=With data)
10-8 REP2-0 Response Type (0=Auto, 1..2=Unknown/Reserved, 3=None, 4=48bit,
                             5=48bit+Busy, 6=136bit, 7=48bit0crWithoutCRC7)
     CMD1-0 Command Type (0=CMD, 1=ACMD, 2..3=unknown, maybe GEN WR/RD?)
7-6
5-0
             Command Index (0..3Fh, command index)
     CIX
```

Setting Command Type to "ACMD" is automatically sending an APP_CMD prefix prior to the command number (but: unknown what RCA value it's sending in the APP_CMD's parameter field). For Multiple Blocks, the hardware supports automatically sending STOP_TRANSMISSION after the last block.

DSi software is usually setting Response Type to "Auto", which is causing the hardware to use the correct response/data type for standard SD/MMC commands (bit11-13 are ignored/should be zero when using "Auto"; and maybe same for bit14-15?).

One exception is that the DSi firmware isn't using "Auto" for SDIO commands (maybe the hardware isn't aware of them; or it's unable to distinguish between read/write direction of CMD53, which would require examining the command's PARAM bits).

There are some differences between some SD and MMC commands, unknown if/how "Auto" is working in that cases; unknown if there's a SD-or-MMC mode select bit for that purpose in some configuration register (note: The DSi firmware uses manual config instead of Auto for CMD8, which differs for SD vs MMC).

Invalid values can cause ILA error (particulary on setting NTDT for CMD12, or for CMD's Response=None). ILA error will also occur if an old CMD is still busy.

4004804h/4004A04h - SD_CMD_PARAM0-1 - Argument (32bit, 2 halfwords) (R/W)

31-0 Parameter value for CMD

The parameter value should be written <before> sending the command via SD_CMD/SDIO_CMD.

400480Ch/4004A0Ch - SD RESPONSE0-7 - Response (128bit, 8 halfwords) (R)

After sending a command, wait for the CMDRESPEND bit (IRQ_STATUS.bit0) to get set, then read the RESPONSE (if the command does have any response). For normal 32bit responses:

31-0 Response

127-32 Older Responses

For CID/CSD responses:


119-0 120bit Response

127-120 Zero (always?)

The above stuff is left-shifted when receiving new response bits (hence moving older responses to MSBs).

DATA16 vs DATA32

Data can be transferred in 16bit or 32bit units (as selected in DATA_CTL.bit1 and DATA32_IRQ.bit1). There are separate data, block len, and block count registers for 16bit and 32bit mode. 16bit mode uses two FIFOs (each with 200h-byte capacity):



The 32bit mode is some odd patchwork, apparently Nintendo/Toshiba considered it easier to add an extra 32bit FIFO (rather than to figure out how to add native 32bit access to Toshiba's original 16bit chip design).

The DSi firmware does use both 32bit and 16bit mode once and then; 32bit mode can be faster, and it's required for NDMA transfers (which don't support 16bit).

40048D8h/4004AD8h - SD DATA CTL

- 15-13 Always zero
- 12 Unknown (usually 1) (R?)
- 11-6 Always zero
- 5 Unknown (read/write-able) (usually 0) (R/W)
- 4 Unknown (usually 1) (R?)
- 3-2 Always zero
- 1 Select 16bit/32bit Data Mode (0=DATA16, 1=DATA32, see 4004900h) (R/W)
- 0 Always zero

DATA32 mode requires setting both 40048D8h.bit1 and 4004900h.bit1. For DATA16 mode, both bits should be zero (though DATA16 seems to be also working the same way when only either of the bits is zero).

400480Ah/4004A0Ah - SD_DATA16_BLK_COUNT - NumBlocks for 16/32 bit Modes (R/W) 4004908h/4004B08h - SD_DATA32_BLK_COUNT - NumBlocks for 32 bit Mode (R/W)

- 15-0 Number of Data Blocks for multiple read/write commands (0..FFFFh)
- SD_DATA16_BLK_COUNT needs to be initialized in both 16bit and 32bit mode, the written value is copied to a internal register, which gets decremented after each block, and (when enabled in STOP_INTERNAL_ACTION.bit8) the hardware will automatically send STOP_TRANSMISSION (CMD12) after the last block (otherwise the hardware would keep transferring blocks infinitely).

For Data32 mode, DATA32_BLK_COUNT should be set to the same value (it doesn't really affect the transfer though, the register is intended only for watching the transfer progress: DATA32_BLK_COUNT is decremented after each block (when FIFO32 gets empty); except when it would become zero, in that case it stays stuck at 0001h).

4004826h/4004A26h - SD_DATA16_BLK_LEN - FIFO16 Size for 16/32 bit Modes (R/W) 4004904h/4004B04h - SD_DATA32_BLK_LEN - FIFO32 Size for 32 bit Mode (R/W)

- 15-10 Always zero
- 9-0 Data Block Length in bytes (for DATA16: clipped to max 0200h by hw)
- SD_DATA16_BLK_LEN needs to be initialized in both 16bit and 32bit mode. For 32bit mode, SD_DATA32_BLK_LEN should be also set to the same value (otherwise odd effects might occur when forwarding FIFO16 to/from FIFO32).
- The block length should be usually 0200h (for 512-byte SD/MMC memory blocks). Other values may be needed for SDIO functions, or when accessing SSR/SCR/PWD registers via data transfers.
- DATA32_BLK_LEN can be set to max=3FFh (unlike DATA16_BLK_LEN which is clipped to max=200h by hardware), though settings bigger than 200h won't work in practice (since the FIFOs are only 200h bytes in size).

4004830h/4004A30h - SD_DATA16_FIFO - Data FIFO for 16bit Mode (R/W) 400490Ch/4004B0Ch - SD_DATA32_FIFO - Data FIFO for 32bit Mode (R/W)

For Data16:

15-0 Data (Read/Write one block (usually 100h halfwords) upon RXRDY/TXRQ)

For Data32:

31-0 Data (Read/Write one block (usually 80h words) upon RX32RDY/TX32RQ)

See the RXRDY/TXRQ and RX32RDY/TX32RQ interrupt flags for details.

The first Data32 block may be written even before sending the command (the DSi firmware is actually doing that, although, performance-wise, it would make sense only when writing multiple clusters, ie. sending the first block of the next cluster while the previous write is still in progress).

Observe that RX32RDY/TX32RQ are actually FIFO full/empty flags (getting triggered any time when FIFO is full/empty, so you must know for yourself if you want to transfer data in that situations; eg. FIFO empty will trigger even after having written all data blocks, or when not intending to write any data at all).

DSi SD/MMC I/O Ports: Interrupt/Status

All SD/MMC IRQs are triggering IF2.8, CardIRQ does ADDITIONALLY trigger IF2.9 All SDIO IRQs are triggering IF2.10, CardIRQ does ADDITIONALLY trigger IF2.11?

400481Ch/4004A1Ch - SD_IRQ_STATUS0-1 - Interrupt Status (R/ack) 4004820h/4004A20h - SD_IRQ_MASK0-1 - Interrupt Mask (R/W)

The IRQ_STATUS registers contain acknowledge-able IRQ Flags (those bits that that are maskable in IRQ_MASK register), as well as static read-only status bits without IRQ function (eg. WRPROTECT).

IRQ Flags/Write (0=Acknowledge, 1=No change)

IRQ Flags/Read (0=No IRQ, 1=IRQ)

```
IRQ Mask (0=Enable, 1=Disable) (8B7F031Dh when all IRQs disabled)
  Bit Stat Mask Function
                                (response end) (or R1b: busy end)
     SREP MREP CMDRESPEND
                  Unknown/unused (always 0)
     SRWA MRWA DATAEND
                                (set after (last) data block end)
     SCOT MCOT CARD REMOVE (0=No event, 1=Is/was newly ejected)
                                                                         ;\
     SCIN MCIN CARD INSERT (0=No event, 1=Is/was newly inserted)
                                                                        ; SD
 5
     undoc 0
                  SIGSTATE
                              (0=Ejected, 1=Inserted) (SDIO: always 1)
                                                                         ; Slot
                 Unknown/unused (always 0)
            0
                                                                         : Sw's
 7
     undoc 0
                  WRPR0TECT
                              (0=Locked/Ejected, 1=Unlocked/HalfEjected);/
     undoc undoc CARD REMOVE A (0=No event, 1=High-to-Low occurred)
                                                                         :\SD
     undoc undoc CARD INSERT A (0=No event, 1=Low-to-High occurred)
                                                                         ; Slot
                  SIGSTATE A
                                (usually 1=High); also as so for SDIO
 10
     undoc 0
                                                                         ;/Data3
                 Unknown/unused (always 0)
 11
     0
                 Unknown/unused (always 0)
 12
 13
                 Unknown/unused (always 0)
 14
     0
                 Unknown/unused (always 0)
                 Unknown/unused (always 0)
 15
     0
                               Bad CMD-index in response
 16
     SCIX MCIX CMD IDX ERR
                                                                (RCMDE, SCMDE)
     SCRC MCRC CRCFAIL
                                CRC response error (WCRCE, RCRCE, SCRCE, CCRCE)
 17
           MEND STOPBIT ERR
 18
     SEND
                                End bit error
                                                   (WEBER, REBER, SEBER, CEBER)
```

```
19 SDTO MDTO DATATIMEOUT
                             Data Timeout
                                                        (NRCS, NWCS, KBSY)
20 SF0F MF0F RX0VERFL0W
                             HOST tried write full
21 SFUF MFUF TXUNDERRUN
                            HOST tried read empty
22 SCTO MCTO CMDTIMEOUT
                            Response start-bit timeout
                                                              (NRS, NSR)
23 ???
         0
               Unknown/undoc (usually set) (zero after sending TX data?)
24 SBRE MBRE RXRDY
                            (fifo not empty) (request data read)
                            (datafifoempty?) (request data write)
25 SBWE MBWE TXRQ
               Unknown/unused (always 0)
26
   0
         0
27 undoc undoc Unknown/undoc (bit27 is mask-able in IRQ MASK)
28 0
               Unknown/unused (always 0)
29 undoc 0
               CMD READY? (inverse of BUSY?) (unlike toshiba ILFSL/IFSMSK)
30 undoc 0
               CMD_BUSY (CMD_BUSY=0 shortly before CMD_READY=1?)
31 ILA IMSK Illegal Command Access (old CMD still busy, or wrong NTDT)
```

Normally, IRQs should be acknowledged by writing "FLAGS=NOT X", whilst the firmware is using an unstable "FLAGS=FLAGS AND NOT X" read-modify-write function (accidentally acknowledging any IRQs that have newly occurred during that operation).

```
4004836h/4004A36h - SD_CARD_IRQ_STAT (R/ack)
4004838h/4004A38h - SD_CARD_IRQ_DISABLE (R/W)
```

IRQ Flags/Write (0=Acknowledge, 1=No change)

IRQ Flags/Read (0=No IRQ, 1=IRQ)

IRQ Mask (0=Enable, 1=Disable) (C007h when all IRQs disabled)

Bit Stat Mask Function

- 15 undoc undoc SomeIRQ (triggered SOMETIMES on forced CMDTIMEOUT?)
- 14 undoc undoc SomeIRQ (triggered near DATAEND?)
- 13-3 0 0 Always zero
- 2 undoc undoc SomeIRQ (triggered on forced TXUNDERRUN?)
- undoc undoc SomeIRQ (triggered about once per datablock?)
- O CINTO CIMSKO CardIRQ (triggered by /IRQ aka Datal pin; for SDIO devices)

All stat bits (except bit1) are triggered only if enabled in SD_CARD_IRQ_ENABLE.

Bit0 is actually used (for SDIO hardware), the other bits aren't used by existing software (they don't seem to be useful; purpose might be error testing, or forcing commands to abort).

4004834h/4004A34h - SD_CARD_IRQ_ENABLE (R/W)

CardIRQ Enable works only when also writing SD CARD PORT SELECT.bit10=0 and only with valid SD CARD CLK CTL setting.

- 15-10 Always zero
- 9 Enable setting SD_CARD_IRQ_STAT.bit14 and cause nothing special? (R/W)
- 8 Enable setting SD CARD IRQ STAT.bit15 and cause CMDTIMEOUT? (R/W)
- 7-3 Always zero
- 2 Enable setting SD_CARD_IRQ_STAT.bit2 and cause TXUNDERRUN? (R/W)
- 1 Always zero
- 0 Enable setting SD_CARD_IRQ_STAT.bit0 (CardIRQ upon Data1=LOW) (R/W)

Bit9 is autocleared at time when bit9 causes setting SD CARD IRQ STAT.bit14.

Bit2 is autocleared shortly before bit8 causes CMDTIMEOUT.

SD CARD IRQ STAT.bit15 is set only when setting bit8 AND bit2 DURING cmd/xfer.

4004900h/4004B00h - SD_DATA32_IRQ

```
15-13 Always zero
12
       TX32R0 IR0 Enable
                           (0=Disable, 1=Enable)
                                                                        (R/W)
       RX32RDY IRO Enable (0=Disable, 1=Enable)
11
                                                                        (R/W)
10
       Clear FIF032
                           (0=No change, 1=Force FIF032 Empty)
                                                                        (W)
9
      TX32RQ IRQ Flag
                           (0=IRQ, 1=No) (0=FIF032 Empty)
                                                                        (R)
8
       RX32RDY IRO Flag
                           (0=No. 1=IRO) (1=FIF032 Full)
                                                                        (R)
7-2
       Always zero
1
       Select 16bit/32bit Data Mode (0=DATA16, 1=DATA32, see 40048D8h) (R/W)
       Always zero
```

Bit8,9 are extra IRQ flags, the flags get set ONLY in DATA32 mode (not in DATA16 mode).

Bit8,9 are somewhat edge-triggered (setting the IF2 bit only on NoIRQ-to-IRQ transitions; whilst Disable-to-Enable transitions don't trigger IF2).

Bit8,9 don't need to be acknowledged, they are automatically switched to "No IRQ" by hardware (when reading/writing DATA32_FIFO, ie. when the FIFO is no longer empty/full).

400482Ch/4004A2Ch - SD ERROR DETAIL STATUS0-1 - Error Detail Status (R)

This register contains extra info about the error bits in SD_IRQ_STATUS. The error bits (except bit13/always set) are automatically cleared when sending a new command by writing to SD_CMD.

```
31-23 0
            Always zero
22
     KBSY
            Timeout for CRC status busy
                                                                  ;\STAT.19
            Timeout for CRC status (can occur for Data Write) ; (SDTO)
21
     NWCS
20
     NRCS
            Timeout for Data start-bit, or for Post Data Busy
19-18 0
            Always zero
17
     NRS
            Response Timeout for auto-issued CMD12
                                                                  ;\STAT.22
16
     NCR
            Response Timeout for non-auto-issued CMD's
                                                                  :/(SCT0)
15-14 0
            Always zero
13
     undoc Unknown/undoc (always 1)
                                                                  ;-Always 1
12
            Always zero
11
     WCRCE CRC error for Write CRC status for a write command
10
     RCRCE CRC error for Read Data
                                                                  : STAT.17
     SCRCE CRC error for a Response for auto-issued CMD12
                                                                  ; (SCRC)
     CCRCE CRC error for a Response for non-auto-issued CMD's
                                                                  ;/
5
     WEBER End bit error for Write CRC status
                                                                  ;\
4
     REBER End bit error for Read Data
                                                                  ; STAT.18
3
     SEBER End bit error for Response for auto-issued CMD12
                                                                  ; (SEND)
2
     CEBER End bit error for Response for non-auto-issued CMD's ;/
1?
     SCMDE Bad CMD-index in Response of auto-issued CMD12
                                                                  ;\STAT.16
     RCMDE Bad CMD-index in Response of non-auto-issued CMD's
                                                                  ;/(SCIX)
```

Note: CMD12 is STOP TRANSMISSION (automatically sent after BLK COUNT blocks).

The four "auto-issued CMD12" bits exist for SD registers only (not for SDIO, going by old toshiba datasheets; which may be wrong).

SCMDE is probably in bit1 (though, official specs say bit0, which would be same as RCMDE).

Some error bits can be intentionally provoked: Bit8=1 when programming the controller to expect GET_STATUS to return a 136bit response. Bit16=1 when sending GET_CID in "tran" state. Bit20=1 when sending GET_STATUS configured to expect a data/read reply. Bit21=1 when sending GET_STATUS configured to expect a data/write block (and with actually sending a data block to it).

40048F6h/4004AF6h - SD WRPROTECT 2 (RESERVED4) (R)

- 15-1 Always zero
- 0 WRPROTECT 2 for onboard eMMC (usually/always 0=Unlocked) (R)

Bit0 is write-protect flag for onboard eMMC (equivalent to the SD/MMC slot's write-protect switch in 400481Ch.bit7, but in inverted form: 0=Unlocked for eMMC, instead of 0=Locked for SD/MMC). The firmware does check bit0 (and, if set, hangs shortly before starting games), but unknown if the TWL CPU and DSi mainboard do actually have any solder pads for it.

IRQ Edge-Triggering

One nasty "feature" for both IRQ_STATUS and DATA32_IRQ is that the interrupts are edge-triggered (IF2.bit8 gets set only on No-IRQ-to-IRQ transitions) (IF2 can be acknowledged even if IRQ(s) are still requested, which would mean that those IRQ(s) would get lost). Workaround would be:

- first acknowledge IF2.bit8 (must be done before next step)
- then check for pending IRQs in IRQ_STATUS and DATA32_IRQ, and process all of them

Ie. if you would process only a single IRQ, then any other IRQs would get lost.

For IRQ_STATUS, one could also force unprocessed IRQs to re-trigger IF2 by temporarily disabling IRQ_MASK bits (disable-to-enable for pending IRQs is also edge-triggering IF2). That trick works for IRQ_STATUS only, not for DATA32_IRQ.

DSi SD/MMC I/O Ports: Control Registers

4004802h/4004A02h - SD CARD PORT SELECT

- 15-11 Always zero
- 10 Unknown (should be set on write) (reads as zero) (1=CardIRQ off!) (W)
- 9-8 Unknown (Always 2 for SD/4004802h, always 1 for SDI0/4004A02h) (R)
- 7-4 Always zero
- 3-1 Unknown (read/write-able) (R/W)
- 0 Port Select (0=SD Card Slot, 1=Onboard eMMC) (for SDIO: Unknown) (R/W)

Known written values are 0400h and 0401h.

4004828h/4004A28h - SD_CARD_OPTION - Card Option Setup

15 undoc Bus Width (0=4bit, 1=1bit) (R/W) 14 undoc Unknown (usually set) (R?) 13-9 0 Always zero
8 undoc Unknown (firmware tries to toggle this after CLK change?) (W?)
7-4 RTO Data start/busy timeout (2000h SHL 0..14, or 15=100h SDCLK's)(R/W)
0-3 TO? Unknown (another timeout, maybe for SDIO? in 32KHz units?) (R/W)
See Timeout Notes below for details.

4004824h/4004A24h - SD CARD CLK CTL Card Clock Control

15-11 Always zero ;unlike Toshiba: no HCLK divider-disable in bit15)
10 Unknown (0=Normal, 1=Unknown, doesn't affect SDCLK output?) (R/W)
9 SDCLK Freeze (0=Normal, 1=Freezes SDCLK output) (R/W)
8 SDCLK Pin Enable (0=Force SDCLK=LOW, 1=Output SDCLK=HCLK/n) (R/W)
7-0 HCLK Div (0,1,2,4,8,16,32,64,128 = Div2,4,8,16,32,64,128,256,512) (R/W)

The DSi uses HCLK=33.513982 MHz, the SDCLK pin can range from HCLK/512=65kHz to HCLK/2=16.757MHz, max transfer rate would be thus 8MByte/s in 4bit mode.

Max CLK speed:

Observe that card detection/initialization should be done at lower CLK rate than during normal operation.

For SD/MMC initialization: The DSi firmware starts with HCLK/128=262kHz (max allowed would be 400kHz for MMC). This is actually required: The DSi's onboard Samsung KMAPF0000M-S998 eMMC chip won't respond to ALL_GET_CID when trying to use 16MHz CLK). Higher CLK can be used once when detecting max speed (see TRAN_SPEED in CSD register; when extracting bits from CSD: mind the different 120bit-without-CRC vs 128bit-with-CRC notations).

For SDIO/Wifi initialization: The DSi firmware starts with HCLK/256=131kHz, and switches to HCLK/2=16.757MHz after reading SDIO Bus Speed register (Function0:00013h).

After init, one can use the detected speeds (see above), it should be also safe to assume that HCLK/2=16.757MHz is always supported after initialization (all SD devices should support at least 25MHz, and all(?) MMC devices at least 26MHz, and all DSi SDIO/Wifi boards should be fast enough either).

Notes:

The SDCLK pins are permanently pulsed, even for devices deselected via SD_CARD_PORT_SELECT.0, and even if no CMD or DATA is being transferred. However, the DSi firmware is usually stopping SDCLK via Bit8=0 when not accessing SD/MMC (doing so may reduce noise and power consumption). Trying to set bit9, or to set more than one bit in bit7-0 will freeze the SDCLK output (in this case SDCLK may get stuck HIGH or LOW, unlike Bit8=0 which forces LOW).

Odd Effect: Setting bit10-8 to ALL ones, combined with an invalid HDIV (eg. writing 0703h) does disable CardIRQ on Data1 pin.

4004808h/4004A08h - SD STOP INTERNAL ACTION

- 15-9 Always zero
- 8 Auto-Stop (1=Automatically send CMD12 after BLK_COUNT blocks) (R/W)
- 7-1 Always zero
- O Unknown (firmware often clears this bit, but never sets it?) (R/W)

Existing code does set bit8 (prior to changing SD_DATA16_BLK_COUNT).

Existing code does clear bit0 (alongsides with IRQ enable/acknowledge or so).

40048E0h/4004AE0h - SD SOFT RESET - Software Reset

```
15-3 Always zero
2 Unknown (always 1) (R?)
1 Unknown (always 1) (though firmware tries to toggle this bit) (R?)
0 SRST Soft Reset (0=Reset, 1=Release) (R/W)
```

Software should apply reset after sensing card insertion/removal, and (thereafter) release reset in case of card insertion. Software reset does acknowledge all IRQs (except that from SDIO /IRQ pin?), and does probably also reinitialize some other registers.

Clearing bit0 does force following settings (while and as long as Bit0=0):

```
SD_STOP_INTERNAL_ACTION = 0000h
SD_RESPONSEO-7 = zerofilled
SD_IRQ_STATUSO-1 = all IRQ flags acknowledged
SD_ERROR_DETAIL_STATUSO-1 = all bits cleared (except bit13/always set)
SD_CARD_CLK_CTL = bit 8 and 10 cleared
SD_CARD_OPTION = 40EEh
SD_CARD_IRQ_STAT = 0000h
Internal_FIF016 address is reset to first halfword of FIF0_A
Reading_FIF016 returns_0000h (but old_content_reappears_when_releasing_reset)
```

All other registers seem to be left unaffected (including the extra IRQ flags in 4004900h); though there may be some further hidden effects (like aborting transfers or resetting internal registers).

Note: The DSi firmware does issue reset by toggling both bit0 and bit1, although bit1 does seem to be read-only (always 1), and trying to clear that bit doesn't seem to have any effect at all.

Timeout Notes

Timeouts are counted in SDCLK units (the CLK-Pin rate selected in SD_CARD_CLK_CTL register). For Response-Timeouts, the timeout is fixed: Around 290h SDCLK's (preceded by 30h SDCLK's for sending the command). For Data-Timeouts, the timeout can be selected in SD_CARD_OPTION.bit4-7, which is apparently what toshiba tried to describe as "RTO" bits. Values 0..14 select timeout "2000h SHL 0..14 SDCLK's" and value 15 selects "100h SDCLK's" (that, oddly, resulting in Data-timeout getting triggered before Response-timeout, which is rather nonsense since it's opposite of the actual transfer order). For data/read, the timeout starts counting after transferring Command+Response. For data/write it starts after transferring Command+Response+DataBlock. The maximum duration for data timeouts (with RTO=14) would be around 8 seconds (at SDCLK=HCLK/2), or up to about 30 minutes (at HCLK/512). One odd effect is that Response-Timeouts can occur (after 290h SDCLKs, and recursing the selected SDCLK=HCLK/n rate) even if SDCLK is stopped via SD CARD CLK CTL.Bit8 (ie. the selected clock is kept running internally, and only the CLK-Pin output is forced LOW when Bit8=0).

DSi SD/MMC I/O Ports: Unknown/Unused Registers

Below registers don't seem to be used by existing software...

40048F2h/4004AF2h - Can be 0003h

```
15-2
         Always zero
 1-0
         Unknown (0..3)
                                                                            (R/W)
40048F4h/4004AF4h - Can be 0770h
 15-11 Always zero
        Unknown (0..7)
                                                                            (R/W)
 10-8
 7
         Always zero
        Unknown (0..7)
                                                                            (R/W)
 6-4
 3-0
         Always zero
40048FAh - Can be 0000h..0007h (nonzero, unlike SDIO) (RESERVED6)
 15 - 3
         Always zero
         Unknown (1=normal, 0=data/read from card to fifo busy?)
 2
                                                                            (R)
 1 - 0
         Unknown (0..3)
                                                            (R/W? or rather R?)
40048FCh/4004AFCh - Can be 0024h..00FFh? (RESERVED7)
40048FEh/4004AFEh - Can be 0024h..00FFh? (RESERVED8 / TC6371AF:Revision)
 15-8
         Always zero
 7-6
         Unknown (0..3)
                                                                            (R/W)
         Unknown (always set)
 5
                                                                            (R)
         Unknown (0..3)
 4-3
                                                                            (R/W)
 2
         Unknown (always set)
                                                                            (R)
 1-0
         Unknown (0..3)
                                                                            (R/W)
Unused Registers with Fixed value (all bits read-only, or write-only)
  400482Ah/4004A2Ah 2
                         Fixed always zero?
                         Fixed always zero?
 4004832h/4004A32h 2
                                               ;(TC6371AF:BUF1 Data MSBs?)
                         Fixed always zero?
                                               ; (SDCTL SDIO HOST INFORMATION)
 400483Ah/4004A3Ah 2
                         Fixed always zero?
                                               :(SDCTL ERROR CONTROL)
 400483Ch/4004A3Ch 2
                         Fixed always zero?
                                               ; (TC6387XB: LED CONTROL)
 400483Eh/4004A3Eh 2
                         Fixed always 003Fh?
 4004840h/4004A40h 2
                         Fixed always 002Ah?
 4004842h/4004A42h 2
 4004844h/4004A44h 6Eh
                         Fixed always zerofilled?
                         Fixed always FFFFh?
 40048B2h/4004AB2h 2
                         Fixed always zerofilled?
 40048B4h/4004AB4h 6
                         Fixed always 0200h?
 40048BAh/4004ABAh 2
 40048BCh/4004ABCh 1Ch
                         Fixed always zerofilled?
 40048DAh/4004ADAh 6
                         Fixed always zerofilled?
                         Fixed always 0009h?
 40048E2h/4004AE2h 2
                                              ;(RESERVED2/9, TC6371AF:CORE REV)
 40048E4h/4004AE4h 2
                         Fixed always zero?
                         Fixed always zero?
                                               ; (RESERVED3, TC6371AF:BUF ADR)
 40048E6h/4004AE6h 2
                         Fixed always zero? ;(TC6371AF:Resp Header)
 40048E8h/4004AE8h 2
 40048EAh/4004AEAh 6
                         Fixed always zerofilled?
```

```
40048F0h/4004AF0h 2
                       Fixed always zero?
                                             ; (RESERVED10)
40048F8h
                       Fixed always 0004h?
                                              (unlike SDIO) (RESERVED5)
4004AF8h
                       Fixed always zero?
                                              (unlike SD)
                                                            (RESERVED5)
4004AFAh
                       Fixed always zero?
                                              (unlike SD)
                                                            (RESERVED6)
4004902h/4004B02h 2
                       Fixed always zero?
                       Fixed always zero?
4004906h/4004B06h 2
400490Ah/4004B0Ah 2
                       Fixed always zero?
4004910h/4004B10h F0h Fixed always zerofilled?
```

DSi SD/MMC I/O Ports: Misc

Toshiba Chips

The DSi SDIO/MMC port addresses and status bits appear to be identical to those on Toshiba SD/MMC/SDIO controller chips.

One small difference is that the DSi can set SD_IRQ_MASK.Bit27 (which wasn't used on (older) Toshiba chips). The Toshiba chips seem to include additional "CNF" configuration registers (which seem to be missing on DSi).

```
Chip Year Pages Features
Toshiba TC6371AF 2000-2002 58 SD/MMC/Smart/PCI (old/basic specs, no SDIO)
Toshiba TC6380AF 2001-2002 90 SD/MMC/SDIO/SmartMedia
Toshiba TC6387XB 2001-2002 62 SD/MMC/SDIO/SDLED
Toshiba TC6391XB 2002 202 SD/MMC/SDIO/SmartMedia/USB/LCD/etc.
Toshiba TC6393XB ? ;\unknown features, no datasheet exists (the chips
Toshiba T7L66XB ? ;/are mentioned in tmio mmc.h and tmio mmc.c source)
```

The TC6380AF/TC6391XB datasheets are more or less identical on the SD/MMC/SDIO section, TC6387XB is probably the best reference because it doesn't contain offtopic extras like SmartMedia, USB, LCD, etc. The datasheets contain I/O Maps with port addresses, but no description tables for the bits in those ports (though some bits are mentioned here and there in the text, scattered across many different pages, and other bits are left completely undocumented).

DSi SD/MMC Protocol: Command/Response/Register Summary

Basic Commands (class 0)

```
sd/mmc spi GO IDLE STATE (CMD0 with arg=stuff) (type=bc)
CMD0
                    GO PRE IDLE STATE (CMD0 with arg=F0F0F0F0h) (type=bc)
CMD0
         mmc
                    BOOT INITIATION (CMD0 with arg=FFFFFFAh, type=N/A)
CMD0
         mmc
         sd/mmc spi SEND OP COND (On SD Cards: SPI only)
CMD1
                    ALL GET CID (type=bcr)
CMD2
         sd/mmc
                    GET_RELATIVE_ADDR_(type=bcr)
CMD3
         sd
                    SET RELATIVE ADDR (type=ac)
CMD3
         mmc
                    SET_DSR (type=bc)
CMD4
         sd/mmc
                spi Reserved for I/O cards (see "SDIO Card Specification")
CMD5
```

```
CMD5
                      SLEEP AWAKE (type=ac) (MMC only, IO SEND OP COND on SDIO)
  CMD7
           sd/mmc
                      SELECT DESELECT CARD (type=ac) ;actually: (type=bcr)
  CMD8
                  spi SET IF COND (type=bcr)
           sd
  CMD8
                  spi GET EXT CSD (type=adtc)
           mmc
  CMD9
           sd/mmc spi GET CSD (type=ac) (SPI: type=adtc)
  CMD10
           sd/mmc spi GET CID (type=ac) (SPI: type=adtc)
                      VOLTAGE SWITCH (type=ac)
  CMD11
  CMD12
           sd/mmc spi STOP TRANSMISSION (type=ac)
  CMD13
           sd/mmc spi GET STATUS (type=ac) (sends 16bit status in SPI Mode)
  CMD14
                      BUSTEST R (type=adtc) (MMC only, Reserved on SD)
           mmc
  CMD19
                      BUSTEST W (type=adtc) (MMC only, SET TUNING BLOCK on SD)
           mmc
  CMD15
                      GO INACTIVE STATE (type=ac)
           sd/mmc
Block-Oriented Read Commands (class 2)
           sd/mmc spi SET BLOCKLEN (type=ac)
  CMD16
  CMD17
           sd/mmc spi READ SINGLE BLOCK (type=adtc)
           sd/mmc spi READ MULTIPLE BLOCK (type=adtc)
  CMD18
  CMD19
                      SET TUNING BLOCK (type=adtc)
                      SPEED CLASS CONTROL (type=ac)
  CMD20
           sd
                      Reserved
  CMD22
           sd
  CMD23
           sd/mmc-spi SET BLOCK COUNT (type=ac) (SPI supported ONLY on MMC?)
Block-Oriented Write Commands (class 4)
  CMD16
           sd/mmc spi SET BLOCKLEN (type=ac)
  CMD20
                      SPEED CLASS CONTROL (type=ac)
           sd/mmc-spi SET BLOCK COUNT (type=ac) (SPI supported ONLY on MMC?)
  CMD23
  CMD24
           sd/mmc spi WRITE BLOCK (type=adtc)
           sd/mmc spi WRITE MULTIPLE BLOCK (type=adtc)
  CMD25
                      Reserved For Manufacturer (MMC: PROGRAM CID)
  CMD26
           sd/mmc
  CMD27
           sd/mmc spi PROGRAM CSD (type=adtc)
Block-Oriented Write-Protection Commands (class 6)
  CMD28
           sd/mmc spi SET WRITE PROT (tvpe=ac)
           sd/mmc spi CLR WRITE PROT (type=ac)
  CMD29
           sd/mmc spi GET WRITE PROT (type=adtc)
  CMD30
  CMD31
                      SD: Reserved
  CMD31
                      MMC: SEND WRITE PROT TYPE (type=adtc)
           mmc
Erase Commands (class 5)
  CMD32
           sd
                  spi ERASE WR BLK START (type=ac)
                  spi ERASE WR BLK END (type=ac)
  CMD33
           sd
  CMD32-34 mmc
                  spi Reserved for compatibility with older MMC cards (uh?)
                  spi ERASE GROUP START (type=ac)
  CMD35
           mmc
```

```
CMD36
                  spi ERASE GROUP END (type=ac)
           mmc
  CMD37
                  spi Reserved for compatibility with older MMC cards (uh?)
           mmc
  CMD38
           sd/mmc spi ERASE (type=ac)
  CMD39
                      Reserved
  CMD41
                      Reserved
Lock Card (class 7)
  CMD16
           sd/mmc spi SET BLOCKLEN (type=ac)
  CMD40
                      Defined by DPS Spec (Data Protection System) (type=adtc)
  CMD42
           sd/mmc spi LOCK UNLOCK (type=adtc)
  CMD43-47 -
                      Reserved
  CMD51
                      Reserved
Application-Specific Commands (class 8)
                      MMCA Optional Command, currently not supported
  CMD39-40 mmc
                      MMCA Optional Command, currently not supported
  CMD55-56 mmc
                  spi APP CMD (type=ac) ;\also defined for MMC,
  CMD55
           sd
  CMD56
                  spi GEN CMD (type=adtc) ;/but ONLY in SPI mode !!??
  CMD60-63 sd/mmc spi Reserved for manufacturer
I/O Mode Commands (class 9) (Refer to "SDIO Card Specification")
  CMD5
                  spi SDIO: IO SEND OP COND
                  spi SDIO: IO RW DIRECT
  CMD52
           sdio
                 spi SDIO: IO RW EXTENDED
  CMD53
           sdio
  CMD54
                      SDIO: Reserved
  CMD39
           mmcio
                      MMCIO: FAST IO (type=ac)
                      MMCIO: GO IRO STATE (type=bcr)
  CMD40
           mmcio
Switch Function Commands (class 10) (version 1.10+)
  CMD6
                  spi SWITCH
                                  (type=ac)
                                              :related to EXT CSD register
           mmc
  CMD6
           sd
                  spi SWITCH FUNC (type=adtc)
                      Reserved for Command Systems from CMD6 ;\SPI
  CMD34-37 sd+spi
                      Reserved for Command Systems from CMD6 ;/
  CMD50.57 sd+spi
  CMD34-35 sd
                      Reserved
  CMD36-37 sd
                      Undoc (description field is held blank); Non-SPI
  CMD50.57 sd
                      Undoc (description field is held blank) :/
Function Extension Commands (class 11)
                      Reserved for DPS Specification (Data Protection System)
  CMD21
           sd
  CMD48
                      READ EXTR SINGLE (type=adtc)
           sd
  CMD49
           sd
                      WRITE EXTR SINGLE (type=adtc)
  CMD58
           sd
                      READ EXTR MULTI (type=adtc) ;SPI: READ OCR
  CMD59
                      WRITE EXTR MULTI (type=adtc) ;SPI: CRC ON OFF
```

MMC Data Streaming Commands (class 1/class 3)

```
CMD11 mmc READ_DAT_UNTIL_STOP (class 1) (type=adtc)
CMD20 mmc WRITE DAT UNTIL STOP (class 3) (type=adtc)
```

Below CMD58-59 SPI-only (in Non-SPI mode: MMC=Reserved, SD=EXTR MULTI)

```
CMD58 sd/mmc+spi READ_OCR ;SPI-only ;SD Mode: READ_EXTR_MULTI CMD59 sd/mmc+spi CRC ON OFF ;SPI-only ;SD Mode: WRITE EXTR MULTI
```

Above two commands are supported in SPI mode only, and are supported for both SD and MMC (though newer MMC docs are no longer mentioning them since JEDEC dropped SPI support).

Application Specific Commands (prefixed by CMD55 aka APP CMD)

```
SET BUS WIDTH (type=ac)
ACMD6
          sd
                spi SD STATUS (type=adtc) (get 512bit SSR)
ACMD13
          sd
                spi GET NUM WR BLOCKS (type=adtc)
ACMD22
          sd
                spi SET WR BLK ERASE COUNT (type=ac)
ACMD23
                spi SD SEND OP COND (type=bcr) ;SPI: reduced functionality
ACMD41
                spi SET CLR CARD DETECT (type=ac)
ACMD42
ACMD51
          sd
                spi GET SCR (type=adtc)
ACMD1-5
                    Reserved
ACMD7-12 -
                    Reserved
ACMD14-16 sd
                    Reserved for DPS Specification (Data Protection System)
ACMD17
                    Reserved
                spi Reserved for SD security applications
ACMD18
          sd
ACMD19-21 -
                    Reserved
ACMD24
                    Reserved
ACMD25
                spi Reserved for SD security applications
          sd
ACMD26
                spi Reserved for SD security applications
          sd
ACMD27
                    Shall not use this command
ACMD28
                    Reserved for DPS Specification (Data Protection System)
          sd
ACMD29
                    Reserved
ACMD30-35 sd
                    Reserved for Security Specification
ACMD36-37 -
                    Reserved
                spi Reserved for SD security applications
ACMD38
          sd
                    Reserved
ACMD39-40 -
ACMD43-49 sd
                spi Reserved for SD security applications
ACMD52-54 sd
                    Reserved for Security Specification
ACMD55
                    Not exist (equivalent to CMD55)
                    Reserved for Security Specification
ACMD56-59 sd
ACMD0
                    Unknown/Unused/Undocumented
ACMD50
                    Unknown/Unused/Undocumented
                    Unknown/Unused/Undocumented
ACMD60-63 -
```

```
Card Registers
```

```
CSR
         32bit sd/mmc spi Card Status: command error & state information
         32bit sd/mmc spi Operation Conditions Register
0CR
CID
         128bit sd/mmc spi Card Identification
CSD
        128bit sd/mmc spi Card-Specific Data (CSD Version 1.0 and 2.0)
                           Relative Card Address (not used in SPI mode)
RCA
         16bit sd/mmc
         16bit sd/mmc spi Driver Stage Register (optional)
DSR
                       spi SD Card Status Register: Extended status field
SSR
         512bit sd
                       spi SD Card Configuration Register
SCR
         64bit sd
                       spi MMC Extended CSD Register (status & config)
EXT CSD 4096bit mmc
PWD
        128bit sd/mmc spi Password (Card Lock) (max 16 bytes)
          8bit sd/mmc spi Password Length (0..16 max) (0=no password)
PWD LEN
```

SD Mode Response Types

```
Obit CMDO, CMD4, CMD15
N/A
                                No response
R1
     48bit Normal CMDs/ACMDs
                                32bit CSR Card Status
R1b 48bit Busy CMDs/ACMDs
                                32bit CSR Card Status (and DATA=busy)
    136bit CMD9
                                120bit CSD Card-Specific Data
R2
    136bit CMD2, CMD10
                                120bit CID Card Identification
R3
     48bit ACMD41, MMC:CMD1
                                32bit OCR Register (without crc7)
R4
                                Reserved for SDIO
                                Reserved for SDIO
R5
                                16bit RCA and cut-down 16bit CSR
R6
     48bit CMD3
R7
      48bit CMD8
                                32bit Card interface condition
```

SPI Mode Response Types

```
8bit Normal CMDs/ACMDs 8bit CSR Card Status
R1
      8bit Busy CMDs/ACMDs
                                8bit CSR Card Status (and DATA=busy)
R1b
R2
     16bit CMD13, ACMD13
                                16bit CSR Card Status
                                8bit CSR and 32bit OCR
R3
     40bit CMD58
R4
                                Reserved for SDIO
R5
                                Reserved for SDIO
R6
                                Reserved
R7
     40bit CMD8
                                8bit CSR and 32bit Card interface condition
ERROR 8bit Only first 8bit sent upon Illegal Command or Command CRC Error
```

Commands with Data Transfers (additionally to command/response) (type=adtc)

```
CMD17,18 R sd/mmc spi READ_SINGLE_BLOCK, READ_MULTIPLE_BLOCK
CMD24,25 W sd/mmc spi WRITE_BLOCK, WRITE_MULTIPLE_BLOCK
CMD8 R mmc spi GET_EXT_CSD (4096bit)
CMD9 R sd/mmc spi GET_CSD (128bit) ;\in SPI Mode only (Non-SPI mode
CMD10 R sd/mmc spi GET CID (128bit) ;/sends that info as CMD response)
```

```
ACMD13
                     spi SD STATUS (512bit SSR register)
              sd
ACMD22
              sd
                     spi GET NUM WR BLOCKS (32bit counter)
ACMD51
         R
              sd
                     spi GET SCR (64bit SCR register)
                         BUSTEST R, BUSTEST W
CMD14,19 R/W mmc
                         SET TUNING BLOCK (\overline{5}12bit tuning pattern)
CMD19
          W?
              sd
              sd/mmc spi PROGRAM CSD (128bit CSD register)
CMD27
CMD30
              sd/mmc spi GET WRITE PROT (32bit write-protect flags)
CMD31
                         GET WRITE PROT TYPE (32x2bit write-protect types)
CMD42
              sd/mmc spi LOCK UNLOCK (password header/data)
CMD6
          ?? sd
                     spi SWITCH FUNC
CMD40
          ?
                         Defined by DPS Spec (Data Protection System)
              sd
CMD48.49 R/W sd
                         READ EXTR SINGLE, WRITE EXTR SINGLE
CMD58,59 R/W sd
                         READ EXTR MULTI, WRITE EXTR MULTI
                     spi GEN CMD
CMD56
          R/W sd
CMD11
                         READ DAT UNTIL STOP (class 1) (type=adtc)
              mmc
CMD20
                         WRITE DAT UNTIL STOP (class 3) (type=adtc)
              mmc
             sd/mmc spi Busy signal for commands with "R1b" response
xR1b
```

Misnamed Commands

Official command names include various SEND_xxx commands, which are misleading because they don't indicate if they "send" information <to> or <from> the card (or both). Better naming would be GET_xxx, SET_xxx, or GET_SET_xxx.

```
Official Name
                      Renamed
                      ALL GET CID
ALL SEND CID
SEND CID
                      GET CID
SEND CSD
                      GET CSD
SEND STATUS
                      GET STATUS
SEND RELATIVE ADDR
                      GET RELATIVE ADDR
SEND SCR
                      GET SCR
SEND EXT CSD
                      GET EXT CSD
SEND WRITE PROT
                      GET_WRITE PROT
SEND WRITE PROT TYPE GET WRITE PROT TYPE
SEND NUM WR BLOCKS
                      GET NUM WR BLOCKS
SEND IF COND
                      SET IF COND
                                               :-to card
SEND TUNING BLOCK
                      SET TUNING BLOCK
                                              :-to card
SEND OP COND
SD SEND OP COND
```

Other misnamed commands include SET_BLOCKLEN occassionally spelled SET_BLOCK_LEN in SD specs. SELECT_DESELECT_CARD is officially spelled SELECT/DESELECT_CARD.

Difference of SD Commands Definition in UHS-II

SD-TRAN driver of host should manage the difference of SD commands functions. Not supported commands should not issue to UHS-II card. CMD13 shall not be issued during data transfer. Normally, data transfer should be stopped by setting TLEN instead of using CMD12. CMD23 and CMD55 functions are included in UHS-II packet functions.

```
CMD0
      Terminate SD transaction and reset SD-TRAN state.
CMD3
       Returns Device ID in the response instead of RCA
CMD4
      Illegal
CMD6
      Function Group 1 and 3 are not used.
CMD7
      Device ID is set to the argument instead of RCA
CMD13 Device operation is up to implementation during data transfer (eq. CTS)
CMD11 Illegal
CMD12 Normally, TLEN (data length) in UHS-II packet is used to stop data
       transfer.
CMD12 Should be used to abort an operation when illegal situation occurs.
CMD15 Illegal
CMD19 Illegal
CMD23 Not Affected. TLEN in UHS-II packet is used to specify data length.
CMD55 Not Affected. ACMD is set by APP field in UHS-II packet.
ACMD6 Illegal
ACMD42 Illegal
```

Not Affected means that the command is not executed in any card state, and response is returned (response type is up to implementation).

Illegal means that card returns response with NACK=1.

As SDHC/SDXC Cards do not support CMD28, 29 and 30, these commands are also illegal in UHS-II mode.

Note

All future reserved commands shall have a codeword length of 48 bits, as well as their responses (if there are any).

DSi SD/MMC Protocol: General Commands

CMD0 - SD/MMC - SPI - GO_IDLE_STATE (type=bc)

Parameter bits:

31-0 stuff bits SD Mode Response: N/A SPI Mode Response: R1

Resets all cards to idle state, it's usually sent to (re-)invoke card detection and initialization. The command does also seem to reset many further registers (for example, TRAN_SPEED is said to be reset to 25MHz, and, although not officially specified, the DSi's eMMC chip appears to get forced back to 1bit data bus mode).

Observe that card detection/initialization should be done at lower CLK rate than usually (MMC specifies max 400kHz - this is actually required - the DSi's onboard Samsung KMAPF0000M-S998 eMMC chip won't respond to ALL_GET_CID when trying to use 16MHz CLK), higher CLK can be used once when detecting max speed (TRAN_SPEED in CSD register).

The command is also used to enter SPI mode (in SPI mode, the /CS pin is held low, while in 1bit/4bit mode that pin would be DAT3=floating/high), SPI commands can be sent without CRCs, however, at time when entering SPI mode, memory cards may still insist on checksums, CMD0 should be thus always sent with CRC7.

```
CMD8 - SD (SD v2.00 and up) - SPI - SET IF COND (type=bcr)
```

```
Parameter bits:
 31-12 reserved bits
 11-8 supply voltage (VHS)
 7-0 check pattern
SD Mode Response: R7:
         Start Bit (0)
 47
                                                         ; 1st byte
 46
          Transmission To Host (0)
         Command (the 6bit CMD being responded to)
 45 - 40
                                                         ;/
                                                         ;\2nd..4th byte
 39-20
         Reserved (zero filled)
                                           (20bit)
         Voltage accepted (see below)
 19-16
                                           (4bit)
         Echo-back of check pattern
 23-8
                                           (8bit)
                                                         ;-5th byte
 7 - 1
          CRC7
                                                         ;\6th byte
         End Bit (1)
SPI Mode Response: R7:
 39-32 R1 (8bit Card Status, same as in normal SPI command responses)
 31-28 Command version (???)
                                       (4bit)
 27-12 Reserved (0)
                                       (16bit)
 11-8 Voltage Accepted (see below) (4bit)
         Echo-back of check pattern
                                       (8bit)
```

Sends SD Memory Card interface condition, which includes host supply voltage information and asks the card whether card supports voltage.

Voltage Accepted values:

0001b = 2.7-3.6V0010b = Reserved for Low Voltage Range

0100b = Reserved1000b = ReservedOthers = Not Defined

The card supported voltage information of 3.3V range power pin is sent by the response of CMD8. Bits 19-16 indicate the voltage range that the card supports. The card that accepted the supplied voltage returns R7 response. In the response, the card echoes back both the voltage range and check pattern set in the argument.

CMD11 - SD - VOLTAGE SWITCH (type=ac)

Parameter bits:

31-0 reserved bits (0)

Response: R1

Switch to 1.8V bus signaling level.

CMD12 - SD/MMC - SPI - STOP TRANSMISSION (type=ac)

Parameter bits:

31-0 stuff bits

Response: R1b

Additional Data Transfer (from card): Busy signal for "R1b" response

Forces the card to stop transmission (SPI: in Multiple Block Read Operation).

Note: Toshiba SD/MMC controllers are sending STOP_TRANSMISSION automatically.

CMD15 - SD/MMC - GO INACTIVE STATE (type=ac)

Parameter bits:

31-16 RCA

15-0 reserved bits (0)

Response: N/A

Sends an addressed card into the Inactive State. This command is used when the host explicitly wants to deactivate a card once and forever (and won't even react to GO_IDLE_STATE) until next power-up (aka until ejecting/reinserting the card).

CMD59 - SD/MMC - SPI-ONLY (not Non-SPI Mode) - CRC ON OFF

Supported in SPI Mode only (in Non-SPI mode, CMD59 would be: MMC=Reserved, SD=WRITE_EXTR_MULTI)!

Parameter bits:

31-1 stuff bits

O CRC option (0=off, 1=on)

SPI Mode Response: R1

Default on power up is unknown. Also unknown if this does completely prevent transmission of both CRC7 and CRC-CCITT values (especially in case of CID/CSD registers that have the CRC7 "inside" of the "128bit" register). Also unknown if CID/CSD are having "double" checksums (CRC7 plus CRC-CCITT) when transferring them as DATA packet (instead of as normal command/response).

ACMD6 - SD - SET_BUS_WIDTH (type=ac)

31-2 stuff bits

1-0 Bus width for Data transfers (0=1bit, 2=4bit, 1/3=reserved).

Response: R1

The supported widths can be found in SCR register. The current width is stored in SSR register. Default width is 1bit on power up.

Note: MMC uses a different mechanism to change the bus-width (via EXT CSD).

ACMD42 - SD - SPI - SET CLR CARD DETECT (type=ac)

31-1 stuff bits

0 set_cd (0=Disconnect, 1=Connect)

Response: R1

Connect/Disconnect the 50 KOhm pull-up resistor on CD/DAT3 pin of the card.

The pull-up might be intended for card detection (other than by using the slot's card detect switch), and/or for sensing SPI mode (which would drag that pin to LOW level when asserting /CS chip select).

During operation, disabling the pull-up might improve 4bit mode data transfers (unless for card controllers which do rely on the card pull-up to be present). The TC6387XB datasheet recommends external 100K pull-ups on DAT0-2, and only 47K on DAT3 (not quite sure why, unless Toshiba believed the parallel

50K+47K pull-ups to sum up to 100K, rather than to 25K).

CMD55 - SD/MMC (MMC: only in SPI-mode?) - SPI - APP CMD (type=ac)

31-16 RCA (SPI Mode: stuff bits)

15-0 stuff bits

Response: R1

Used as prefix for application specific commands, ie. the next command will be treated as "ACMDnn" rather than as normal "CMDnn".

As the name says, this was originally intended for "application specific" extensions, however, in the SD Card protocol, it's also used for some ACMD's that are part of the SD protocol.

CMD56 - SD/MMC (MMC: only in SPI-mode?) - SPI - GEN CMD (type=adtc)

31-1 stuff bits

O RD/WR Direction (0=Write to Card, 1=Read from Card)

Response: R1

Additional Data Transfer (to/from card, depending on above R/W bit):

General purpose data

For SDSC, block length is set via SET_BLOCKLEN command.

For SDHC/SDXC, block length is fixed to 512 bytes.

Used to transfer a data block to/from the card for general purpose/application specific commands.

CMD14 - MMC - BUSTEST R (type=adtc) (MMC only, Reserved on SD)

CMD19 - MMC - BUSTEST W (type=adtc) (MMC only, SET TUNING BLOCK on SD)

31-0 stuff bits

Response: R1

Additional Data Transfer (to/from card):

test pattern (2bit per DATA line? eg. 8bit pattern in 4bit-mode?)

MMC only. And, that, in Non-SPI mode only.

BUSTEST W: Host sends the "bus TEST Data pattern" to card.

BUSTEST R: Host reads the "REVERSED bus TESTING data pattern" from card.

The reversing is said to change a 2bit value of "01" into "10", unknown if that means that the bit-order is reversed, or that the bits are inverted.

DSi SD/MMC Protocol: Block Read/Write Commands

CMD16 - SD/MMC - SPI - SET_BLOCKLEN (type=ac)

31-0 Block length (for Block Read, Block Write, Lock, and GEN_CMD)

Response: R1

In the case of SDSC Card, this command sets the block length (in bytes) for all following block commands (read, write, lock). Default block length is fixed to

512 Bytes. Set length is valid for memory access commands only if partial block read operation are allowed in CSD.

In the case of SDHC/SDXC Cards, block length set by CMD16 command does not affect memory read and write commands. Always 512 Bytes fixed block length is used. This command is effective for LOCK UNLOCK command.

In both cases, if block length is set larger than 512 Bytes, the card sets the BLOCK_LEN_ERROR bit.

In DDR50 mode, block length must be even (because data is sampled on both clock edges).

CMD20 - SD (optional, see SCR.Bit32) - SPEED CLASS CONTROL (type=ac)

31-28 Speed Class Control (for Block Read, and Block Write commands)

27-0 Reserved (0)

Response: R1b

Additional Data Transfer (from card): Busy signal for "R1b" response

Speed Class control command. Refer to Section 4.13.2.8.

CMD23 - SD/MMC - SPI (but only on MMC) - SET BLOCK COUNT (type=ac)

Supported by SD and MMC Cards. However, in SPI-mode it's supported only for MMC? And, for SD it's optional (see SCR.Bit33).

31-0 Block Count (MMC: only lower 16bit used, upper 16bit=reserved)

Response: R1

Specify block count for CMD18 and CMD25.

Block-Oriented	READ	Commands	

CMD17 - SD/MMC - SPI - READ SINGLE BLOCK (type=adtc)

31-0 data address (SDSC: in 1-byte units, SDHC/SDXC: in 512-byte units)

Response: R1

Additional Data Transfer (from card):

data

In the case of SDSC Card, this command reads a block of the size selected by the SET_BLOCKLEN command. The data transferred shall not cross a physical block boundary unless READ BLK MISALIGN is set in the CSD.

In case of SDHC and SDXC Cards, block length is fixed 512 Bytes regardless of the SET_BLOCKLEN command.

CMD18 - SD/MMC - SPI - READ MULTIPLE BLOCK (type=adtc)

31-0 data address (SDSC: in 1-byte units, SDHC/SDXC: in 512-byte units)

Response: R1

Additional Data Transfer (from card):

data

Continuously transfers data blocks from card to host until interrupted by a STOP_TRANSMISSION command.

Block length is specified the same as READ_SINGLE_BLOCK command.

CMD19 - SD - SET TUNING BLOCK (type=adtc) (SD only, BUSTEST W on MMC)

31-0 reserved bits (0)

Response: R1

Additional Data Transfer (to card):

64 bytes (512bit) tuning pattern is sent for SDR50 and SDR104.

______ Block-Oriented WRITE Commands _____

CMD24 - SD/MMC - SPI - WRITE BLOCK (type=adtc)

31-0 data address (SDSC: in 1-byte units, SDHC/SDXC: in 512-byte units)

Response: R1

Additional Data Transfer (to card):

data

In case of SDSC Card, block length is set by the SET_BLOCKLEN command. The data transferred shall not cross a physical block boundary unless WRITE_BLK_MISALIGN is set in the CSD. In the case that write partial blocks is not supported, then the block length=default block length (given in CSD). In case of SDHC and SDXC Cards, block length is fixed 512 Bytes regardless of the SET_BLOCKLEN command.

CMD25 - SD/MMC - SPI - WRITE_MULTIPLE_BLOCK (type=adtc)

31-0 data address (SDSC: in 1-byte units, SDHC/SDXC: in 512-byte units)

Response: R1

Additional Data Transfer (to card):

data

Continuously writes blocks of data until a STOP TRANSMISSION follows.

Block length is specified the same as WRITE BLOCK command.

ACMD22 - SD - SPI - GET NUM WR BLOCKS (type=adtc)

31-0 stuff bits

Response: R1

Additional Data Transfer (from card):

31-0 Number of the written (without errors) write blocks (32bit)

Responds with 32bit+CRC data block.

If WRITE_BL_PARTIAL='0', the unit of ACMD22 is always 512 byte.

If WRITE_BL_PARTIAL='1', the unit of ACMD22 is a block length which was used when the write command was executed.

ACMD23 - SD - SPI - SET WR BLK ERASE COUNT (type=ac)

31-23 stuff bits

22-0 Number of blocks

Response: R1

Set the number of write blocks to be pre-erased before writing (to be used for faster Multiple Block WR command). "1"=default (one wr block).

Command STOP TRAN (CMD12) shall be used to stop the transmission in Write Multiple Block whether or not the pre-erase (ACMD23) feature is used. Byte-Streaming READ/WRITE Commands CMD11 - MMC - READ DAT UNTIL STOP (class 1) (type=adtc) CMD20 - MMC - WRITE DAT UNTIL STOP (class 3) (type=adtc) 31-0 data address (SDSC: in 1-byte units, SDHC/SDXC: in 512-byte units) Response: R1 Additional Data Transfer (to/from card): data Similar to read/write multiple blocks, but transferring the data as an endless byte stream (instead of splitting it into separate blocks). Transfer is terminated by sending STOP TRANSMISSION. DSi SD/MMC Protocol: Special Extra Commands Write PROTECTION Commands CMD28 - SDSC/MMC (not SDHC/SDXC) - SPI - SET WRITE PROT (type=ac) CMD29 - SDSC/MMC (not SDHC/SDXC) - SPI - CLR WRITE PROT (type=ac) 31-0 data address (SDSC: in 1-byte units, SDHC/SDXC: Unsupported) Response: R1b Additional Data Transfer (from card): Busy signal for "R1b" response Write protection support is indicated in CSD(WP GRP ENABLE), and additionally "class 6" should be flagged in CSD(CCC). The group size is indicated in CSD(WP GRP SIZE), observe that that field is 5bit/7bit wide for SD/MMC accordingly. CMD30 - SDSC/MMC (not SDHC/SDXC) - SPI - GET WRITE PROT (type=adtc) 31-0 data address (SDSC: in 1-byte units, SDHC/SDXC: Unsupported) Response: R1 Additional Data Transfer (from card): 31-0 Flags (1=write-protected) (bit0=addressed group, bit1..31=next groups) If the card provides write protection features, this command asks the card to send the status of the write protection bits: 32 write protection bits (representing 32) write protect groups starting at the specified address) followed by 16 CRC bits are transferred in a payload format via the DATA line. The last (least significant)

bit of the protection bits corresponds to the first addressed group. If the addresses of the last groups are outside the valid range, then the corresponding write protection bits shall be set to 0.

CMD31 - MMC - GET WRITE PROT TYPE (type=adtc)

31-0 data address (SDSC: in 1-byte units, SDHC/SDXC: Unsupported)

Response: R1

Additional Data Transfer (from card):

63-0 Flags (1=write-protected) (bit0-1=addressed group, bit2..63=next)

Returns thirty-two 2bit values (0=not protected, 1=temporary write protection, 2=power-on write protection, 3=permanent write protection).

Further Write-Protection Mechanisms

The whole card can be write-protected via PERM_WRITE_PROTECT and TMP_WRITE_PROTECT bits in CSD register (supported for MMC and SDSC/SDHC/SDXC).

SD Cards (and SD Card adaptors for miniSD and microSD cards) are additionally having a mechanical "LOCK" write protection tab (MMC cards don't have that feature).

The PWD feature provides Read/Write-protection (when not knowing the password).

_____ Erase Commands _____

CMD32 - SD - SPI - ERASE_WR_BLK_START (type=ac)

CMD33 - SD - SPI - ERASE_WR_BLK_END (type=ac)

31-0 data address (SDSC: in 1-byte units, SDHC/SDXC: in 512-byte units)

Response: R1

Sets the address of the first/last write block of the continuous range to be erased.

CMD35 - MMC - SPI - ERASE_GROUP_START (type=ac)

CMD36 - MMC - SPI - ERASE GROUP END (type=ac)

31-0 data address (MMC: in WHAT units?)

Response: R1

MMC only. Unknown, maybe similar to above SD commands?

CMD32-34,37 - SPI - MMC - Reserved for compatibility with older MMC cards

MMC only. Unknown, maybe also Erase related?

CMD38 - SD/MMC - SPI - ERASE (type=ac)

31-0 stuff bits

Response: R1b

Additional Data Transfer (from card): Busy signal for "R1b" response

Erases all previously selected write blocks.

Further Erase Commands

Sectors are automatically erased on-the-fly when writing data blocks, so manually using above erase commands isn't really necessary; it may be useful for shreddering private data though, and it might also speed up subsequent writes since the writes can omit the on-the-fly erasing step.

The SET_WR_BLK_ERASE_COUNT (ACMD23) can be used to notify the card that it may pre-erase multiple sectors upon write commands (eg. to speed-up cluster writes that are spanning across multiple sectors).

The password lock feature includes a Forced Erase function, which will reset the password, and ERASE THE WHOLE CARD, this may be useful if the user has forgot the password, but will destroy data (possibly including the pre-formatted filesystem headers; which would be bad, because that headers should contain cluster sizes somewhat matched to the physical sector sizes).

_____ I/O Commands _____

CMD5 - SD - SPI - Reserved for I/O cards

CMD52-54 - SD - SPI - Commands for SDIO

CMD5 SDIO: IO_SEND_OP_COND CMD52 SDIO: IO_RW_DIRECT CMD53 SDIO: IO_RW_EXTENDED

Refer to the "SDIO Card Specification". SDIO is an extension to the SD protocol that allows to access non-memory-card hardware (such like cameras or network adaptors).

_____ Switch Function Commands _____

CMD6 - SD (SD v1.10 and up) - SPI - SWITCH FUNC (type=adtc)

- 31 Mode (0=Check function, 1=Switch function)
- 30-24 reserved (All '0')
- 23-20 function group 6: Reserved (0h or Fh)
- 19-16 function group 5: Reserved (0h or Fh)
- 15-12 function group 4: Power Limit ;SPI Mode: Reserved (0h or Fh)
- 11-8 function group 3: Drive Strength ;SPI Mode: Reserved (0h or Fh)
- 7-4 function group 2: Command System
- 3-0 function group 1: Access Mode

Response: R1

Additional Data Transfer (to/from whatever):

unknown

Checks switch-able function (mode 0) and switch card function (mode 1). See Chapter 4.3.10.

CMD34-35 - SD - Reserved

Reserved for each command system set by switch function command (CMD6).

Detailed definition is referred to each command system specification.

Maybe related to above "function group 5..6"?

CMD36,37 - SD - Undoc (description field is held blank)

CMD50,57 - SD - Undoc (description field is held blank)

Undoc. Maybe related to above "function group 1..4"?

SPI: CMD34-37 - SD - SPI - Reserved for Command Systems from CMD6 SPI: CMD50,57 - SD - SPI - Reserved for Command Systems from CMD6 Described as so for SPI Mode. Maybe related to above "function group 1..6"? Function Extension Commands _____ CMD21 - SD - Reserved for DPS Specification (Data Protection System) Reserved CMD48 - SD (optional, see SCR.Bit34) - READ EXTR SINGLE (type=adtc) 31 MIO (0=Memory, 1=I/0)30-27 FNO 26 Reserved (0) 25-9 ADDR 8-0 LEN Response: R1 Additional Data Transfer (from card): whatever Single block read type. Refer to Section 5.7.2.1. CMD49 - SD (optional, see SCR.Bit34) - WRITE EXTR SINGLE (type=adtc) MIO (0=Memory, 1=I/0)31 30-27 FNO 26 MW 25-9 ADDR 8-0 LEN/MASK Response: R1 Additional Data Transfer (to card): whatever Single block write type. Refer to Section 5.7.2.2. CMD58 - SD (optional, see SCR.Bit35) - READ EXTR MULTI (type=adtc) MIO (0=Memory, 1=I/0)31 30-27 FNO BUS (0=512B, 1=32KB) 26 ADDR 25-9 8-0 BUC

Create PDF in your applications with the Pdfcrowd HTML to PDF API

Response: R1

Additional Data Transfer (from card):

whatever

Multi-block read type. Refer to Section 5.7.2.4.

```
CMD59 - SD (optional, see SCR.Bit35) - WRITE_EXTR_MULTI (type=adtc)

31     MIO (0=Memory, 1=I/0)

30-27     FNO

26     BUS (0=512B, 1=32KB)

25-9     ADDR

8-0     BUC

Response: R1

Additional Data Transfer (to card):
    whatever

Multi-block write type. Refer to Section 5.7.2.5.
```

Note: CCC bit 11 is set to 1 when any command of class 11 is supported. Supporting of these commands is indicated in SCR register.

DSi SD/MMC Protocol: CSR Register (32bit Card Status Register)

```
CMD13 - SD/MMC - SPI - GET STATUS (type=ac)
```

```
Parameter bits:
  31-16 RCA (SPI Mode: stuff bits)
  15-0 stuff bits
SD Mode Response: R1 (32bit Card Status):
          Start Bit (0)
  47
  46
          Transmission To Host (0)
                                                           : 1st byte
  45-40 Command (the 6bit CMD being responded to)
  39-8
          CSR Card Status Register (32bit) (see below)
                                                          ;-2nd..5th byte
  7 - 1
          CRC7
                                                           ;\6th byte
          End Bit (1)
SPI Mode Response: R2 (16bit Card Status):
          CSR Card Status Register (16bit) (see below) ;-1st..2nd byte
Addressed card sends its status register.
```

CMDxx/ACMDxx - Other Commands

Most other commands are also returning the Card Status in their responses:

SD Mode Response: R1 (32bit Card Status)

SPI Mode Response: R1 (8bit Card Status; most SPI commands return only 8bit)

SPI Mode Response: R2 (16bit Card Status; SPI commands CMD13/ACMD return 16bit)

CMDxx/ACMDxx - Other Commands with R1b Response

R1b is identical to R1, with an optional busy signal transmitted on the DATA line (R1b occurs for CMD7, CMD12, CMD20, CMD28, CMD29, CMD38) (and for MMC: also for CMD5, CMD6). The card may become busy after receiving these commands based on its state prior to the command reception. The Host shall check for busy at the response.

In SD Mode, the busy signal is sent on DAT0 line (DAT1-3 aren't used, even if the card is in 4bit mode). The busy signal does consist of BITs? (not bytes?), and has a "start bit"?, followed by what-value-when-busy? and what-final-value-when-ready?

In SPI Mode, the busy signal is sent as BYTEs (00h=Busy, xxh=Nonzero=Ready).

CSR Card Status Register (full 32bit, as returned in SD Mode Response: R1)

```
Bit Typ Clr Identifier
                               Meaning
31
    ERX C OUT OF RANGE
                                (1=Command's argument was out of range)
    ERX C ADDRESS ERROR
                               (1=Misaligned address/block len mismatch)
30
29
    ERX C BLOCK LEN ERROR
                               (1=Wrong block length, bytelen mismatch)
28
    ER
         C ERASE SEO ERROR
                               (1=Error in erase command sequence)
27
    ERX C ERASE PARAM
                                (1=Wrong erease selection of write-blocks)
    ERX C WP VIOLATION
26
                                (1=Write failed due to write-protection)
            CARD IS LOCKED
25
     SX
                                (1=Card is locked by the host)
    ERX
         C LOCK_UNLOCK FAILED (1=Lock/unlock sequence or password error)
24
                               (1=CRC check of previous command failed)
            COM CRC ERROR
23
    ER
22
         B ILLEGAL COMMAND
                                (1=Command not legal for the card state)
    ER
    ERX C CARD ECC FAILED
21
                                (1=Internal error correction failed)
    ERX C CC ERROR
20
                                (1=Internal card controller error)
19
     ERX C ERROR
                                (1=General error, or Unknown error)
             Reserved (eMMC: UNDERRUN)
18
            Reserved (eMMC: OVERRUN) (eSD: DEFERRED RESPONSE)
17
    ERX C CSD OVERWRITE
                               (1=read-only CSD section doesn't match card
16
                               content, or attempted to reverse the
                               Copy/WP bits)
                               (1=partial erase error due to write-protect)
15
         C WP ERASE SKIP
     ERX
14
     SX
            CARD ECC DISABLED
                               (1=Internal error correction wasn't used)
13
     SR
         C ERASE RESET
                                (1=Erase sequence was aborted)
12-9 SX
         B CURRENT STATE
                               (00h..0Fh=state, see below)
         A READY FOR DATA
     SX
                                (1=Ready/buffer is empty)
7
         C SWITCH ERROR
                               (1=SWITCH command refused, MMC only)
            Reserved/Unspecified (description is left blank)
5
         C APP CMD
                               (1=Card will expect ACMD)
             Reserved for SD I/O Card
3
         C AKE SEQ ERROR
                               (1=Authentication Sequence Error)
            Reserved for application specific commands
             Reserved for manufacturer test mode
```

Values for CURRENT STATE (bit12-9):

These bits indicate the OLD state of card when receiving the command,

```
(ie. if the command does change the state, then the NEW state won't be
 seen until the NEXT command returns the new updated status bits)
 00h
         = idle
 01h
          = ready
 02h
         = ident
 03h
         = stby
 04h
         = tran
                    ;<-- normal state (when waiting for read/write commands)
                    ;data read (CMD8,CMD11,CMD17,CMD18,CMD30,CMD56/R)
 05h
         = data
                    ;data write (CMD20?,CMD24,CMD25,CMD26,CMD27,CMD42,CMD56/W)
 06h
          = rcv
 07h
                    ;erase/wprot (CMD6,CMD28,CMD29,CMD38)
          = prq
 08h
          = dis
 09h
          = btst
                    :bus test write (CMD19, MMC only)
 0Ah
          = sln
                    ;sleep (CMD5, MMC only)
 0Bh-0Eh = reserved
          = reserved for I/O mode (SDIO-only devices, without SD-memory)
 0Fh
                    ;inactive (CMD15) (card is killed, and can't send status)
 N/A
         = ina
                    ;interrupt mode (CMD40, MMC only)
 N/A
         = ira
 N/A
                    ;pre-idle (MMC only)
          = pre
Type aka Typ column (in above table):
 E: Error bit.
 S: Status bit.
 R: Flag may get set within response of current command.
 X: Flag may get set within response of NEXT command (with R1 response)
Clear Condition aka Clr column (in above table):
 A: According to the card current state.
 B: Always related to the previous command. Reception of a valid command
    will clear it (with a delay of one command).
 C: Clear by read.
SPI Responses (8bit "R1" Responses, and 16bit "R2" Responses)
FIRST BYTE of all SPI Responses:
 7 always 0
                                       ; These 8bit are returned in ALL normal
 6 parameter error
 5 address error
                                       ; SPI commands (with 8bit "R1" response)
 4 erase sequence error
                                       : and.
                                       ; the same 8bits are also returned
 3 com crc error
 2 illegal command
                                       : as FIRST BYTE in SPI commands with
 1 erase reset
                                       ; longer responses
 0 in idle state
 SECOND BYTE of SPI "R2" Response:
 7 out of range, or csd overwrite
                                               ;\
 6 erase param
 5 wp violation
                                              ; These extra 8bits are returned
 4 card ecc failed
                                               : as SECOND BYTE in SPI commands
```

```
3 CC error ; with 16bit "R2" status response 2 error ; (ie. in CMD13 and ACMD13) 1 wp erase skip, or lock/unlock cmd failed ; 0 Card is locked ;/
```

Card Status Field/Command - Cross Reference

For each command responded by R1 response, following table defines the affected bits in the status field. An 'x' means the error/status bit may be set in the response to the respective command.

esponse to t Bits		esp 30						24	23	22	21	20	10	10	17	16	15	11	12	12-9	8	5
CMD3	21	30	29	20	21	20	23	24	23 X	22 X	21	20	19 X	10	1/	10	13	14	13	12-9 X	0	5
CMD6	Х						Х		X	X	Х	Х	X							X		
CMD7	^				Х	Х	X	Х	X	X	X	X	X			Х	Х	Х	Х	X	х	
CMD11					^	^	Х	^	Х	Х	^	^	X			^	^	^	^	X	^	
CMD12	Х	Х				Х	X		X	Х	Х	Х	X					Х		X		
CMD13	Х	X			Х	X	X	Х	X	Χ	X	X	X			Х	Х	X		X	Х	
CMD16			Х		Х	Х	Х	Х	Х	Х	Х	Х	Х			Х	Х	Х	Х	Х		
CMD17	Х	Х			Х	Х	Х	Х	Х	Х	Х	Х	Х			Х	Х	Х	Х	Х		
CMD18	Х	Х			Х	Х	Х	Х	Х	Х	Х	Х	Х			Х	Х	Х	Х	Х		
CMD19	Х	Х			Х	Х	Х	Х	Х	Х	Х	Х	Х			Х	Х	Х	Х	X		
CMD20	Х	Х	Χ		Х	Х	Х	Х	Х	Χ	Х	Х	Χ			Х	Х	Х	Χ	X	Х	
CMD23	Χ	Х	Χ		X	X	Χ	Х	X	Χ	X	Х	X			Х	Х	Х	Χ	Χ		
CMD24	Χ	Х	Χ		Х	Х	Х	Х	Х	Χ	Х	Х	Χ			Х	Х	Х	Χ	Χ	Χ	
CMD25	Χ	Χ	Х		Χ	Χ	Χ	Х	Χ	Χ	Χ	Х	Χ			Χ	Х	Х	Χ	Χ	Χ	
CMD26					Χ	Χ	Х	Χ	Χ	Χ	Χ	Χ	Χ			Χ	Χ	Χ	Χ	Χ		
CMD27					Χ	Χ	Χ	Х	Χ	X	Χ	Х	Χ			Х	Х	Х	X	Χ		
CMD28	Χ				Χ	Χ	Χ	Х	Χ	Х	Χ	Х	Χ			Х	Х	Х	Х	Χ		
CMD29	Χ				Χ	Χ	Χ	Х	Χ	Х	Χ	Х	Χ			Х	Х	Х	Х	Χ		
CMD30	Χ				Χ	Χ	Χ	Х	Χ	Х	Χ	Х	Χ			Х	Х	Х	Х	Χ		
CMD32	Х			X	X	X	Х	Х	Χ	X	Х	Х	Χ			Χ	Х	Х	X	X		
CMD33	Χ			X	X	X	Х	Х	Х	X	Χ	X	Χ			Χ	Х	Х	X	X		
CMD38				Х	Х	Х	Х	Х	X	Х	X	Х	Х			Х	Х	Х	Х	Х		
CMD42					Х	Х	Х	Х	Х	Χ	Х	Х	Х			Х	Х	Х	Χ	X		
CMD48	Х	Х	Χ		Х	Х	Х	Х	Х	Χ	Х	Х	Х			Х	Х	Χ	Χ	X	Χ	
CMD49	Х	Х	Χ		Х	Х	Х	Χ	Х	Х	Х	Х	X			X	Х	Х	Х	X	Х	
CMD55					X	Х	Х	X	X	X	X	Х	X			Х	Х	Х	X	X		Х
CMD56	.,	.,			X	X	X	X	X	X	X	X	X			X	X	X	X	X	X	Х
CMD58	Х	Х	X		X	X	X	X	X	X	X	X	X			X	X	X	X	X	X	
CMD59	X	Х	Χ		X	X	X	X	X	X	X	X	X			X	X	X	X	X	Χ	.,
ACMD6 ACMD13	Χ				X	X	X	X	X	X	X	X	X			X	X	X	X	X		X
ACMD13 ACMD22					X	X	X	X	X	X	X	X	X			X	X	X	X	X		X
ACMD22 ACMD23					X	X	X	X	X	X	X	X	X			X	X	X	X	X		X
ACMD23 ACMD42					X	X	X	X	X	X	X	X	X			X	X	X	X	X		X
ACMD42 ACMD51					X	X	X	X	X	X	X	X	X			X	X	X	X	X		X
ACLIDOT					Х	Χ	Х	Х	Х	Х	Х	Х	Х			Х	Х	Х	Х	X		Х

Note: The response to CMD3 is R6 that includes only bits 23, 22, 19 and 12:9 out of the Card Status.

DSi SD/MMC Protocol: SSR Register (512bit SD Status Register)

ACMD13 - SD - SPI - SD_STATUS (type=adtc)

31-0 stuff bits

SD Mode Response: R1 (32bit Card Status)

SPI Mode Response: R2 (16bit Card Status) (same as for CMD13, see there)

Additional Data Transfer (from card): 511-0 SSR Register (512bit)

Send the SD Status. The status fields are given in Table 4-43.

SD Status (transferred on DATA line after ACMD13)

The size of the SD Status is one data block of 512 bit. The content of this register is transmitted to the Host over the DAT bus along with a 16-bit CRC. ACMD13 can be sent to a card only in 'tran state' (card is selected).

```
Bits Type Clr Identifier
511-510 SR A
               DAT BUS WIDTH (0..3, see below)
               SECURED MODE (0=Normal, 1=Secured) (Part 3 Security Specs)
509
               Reserved for Security Functions
                                              (Part 3 Security Specs)
508-502 - -
501-496
               Reserved
               SD CARD TYPE (0..FFFFh, see below)
495-480 SR A
               SIZE OF PROTECTED AREA Size of protected area (see below)
479-448 SR A
               SPEED CLASS
                               Speed Class of the card (see below)
447-440 SR A
               PERFORMANCE MOVE Performance of move indicated by 1 MB/s step
439-432 SR A
               AU SIZE
                                Size of AU (see below)
431-428 SR A
427-424 - -
               Reserved
423-408 SR A
               ERASE SIZE
                                Number of AUs to be erased at a time
407-402 SR A
               ERASE TIMEOUT
                               Timeout value for erasing areas
                                specified by UNIT OF ERASE AU (see below)
401-400 SR A
               ERASE OFFSET
                               Fixed offset value added to erase time
               UHS SPEED GRADE Speed Grade for UHS mode (see below)
399-396 SR A
               UHS AU SIZE
395-392 SR A
                                Size of AU for UHS mode (see below)
               Reserved
391-312 - -
               Reserved for manufacturer
311-0
```

Values for DAT_BUS_WIDTH (as set via SET_BUS_WIDTH command):

00h = 1 bit width (default)
01h = reserved
02h = 4 bit width
03h = reserved

Values for SD CARD TYPE

```
0000h = Regular SD RD/WR Card

0001h = SD ROM Card

0002h = OTP

0004h,0008h,0010h,0020h,0040h,0080h = Reserved for future variations

01xxh..FFxxh = Reserved for Cards that don't comply to Physical Layer Specs
```

Values for SIZE OF PROTECTED AREA

Setting this field differs between SDSC and SDHC/SDXC.

In case of SDSC Card, the capacity of protected area is calculated as follows:

Protected Area = SIZE OF PROTECTED AREA * MULT * BLOCK LEN.

SIZE OF PROTECTED AREA is specified by the unit in MULT*BLOCK LEN.

In case of SDHC and SDXC Cards, the capacity of protected area is calculated as follows:

Protected Area = SIZE OF PROTECTED AREA

SIZE_OF_PROTECTED_AREA is specified by the unit in byte.

Values for SPEED CLASS

This 8-bit field indicates the Speed Class. Classes lower than indicated by this field are also effective.

```
00h Speed Class 0
01h Speed Class 2
02h Speed Class 4
03h Speed Class 6
04h Speed Class 10
05h-FFh Reserved for future/faster classes
```

Application Note:

If a Class value indicated in SD Status (including reserved value) is larger than that of host supported, the host should read as any Class can be used with the card

For example, Class 10 is indicated, host should consider Class 2 to 6 is also effective.

Values for PERFORMANCE MOVE

This 8-bit field indicates Pm and the value can be set by 1 [MB/sec] step.

If the card does not move used RUs, Pm should be considered as infinity.

Setting to FFh means infinity.

Pm is defined for Class 2 to 6 in Default Speed Mode. When host uses Class 10, Pm indicated in SD Status shall be ignored and treated as 0.

```
00h Sequential Write
01h 1 [MB/sec]
02h 2 [MB/sec]
...
FEh 254 [MB/sec]
FFh Infinity
```

Values for AU SIZE

```
This 4-bit field indicates AU Size and the value can be selected from 16 KB.
```

```
Not Defined
01h
       16 KB
       32 KB
02h
       64 KB
03h
04h
       128 KB
05h
       256 KB
06h
       512 KB
07h
       1 MB
08h
       2 MB
09h
       4 MB
0Ah
       8 MB
0Bh
       12 MB (!)
0Ch
       16 MB
0Dh
       24 MB (!)
0Eh
       32 MB
0Fh
       64 MB
```

Maximum AU size (depending on card capacity):

```
Card Capacity up to 64MB up to 256MB up to 512MB up to 32GB up to 2TB Maximum AU Size 512 KB 1 MB 2 MB 4 MB1 64MB
```

The card can set any AU size (up to above maximum AU size values).

The card should set smaller AU size as much as possible.

Application Notes:

FFFFh

The host should determine host buffer size based on total busy time of 4MB and the card supported class. The host can treat multiple AUs combined as one unit.

Values for ERASE SIZE

This 16-bit field indicates NERASE. When NERASE numbers of AUs are erased, the timeout value is specified by ERASE_TIMEOUT (Refer to ERASE_TIMEOUT).

The host should determine proper number of AUs to be erased in one operation so that the host can indicate progress of erase operation.

```
0000h Erase Time-out Calculation is not supported.
0001h 1 AU
0002h 2 AU
0003h 3 AU
...
```

Values for ERASE_TIMEOUT

65535 AU

This 6-bit field indicates the TERASE and the value indicates erase timeout from offset when multiple AUs are erased as specified by ERASE_SIZE. The range of ERASE_TIMEOUT can be defined as up to 63 seconds and the card manufacturer can choose any combination of ERASE_SIZE and ERASE_TIMEOUT

depending on the implementation. Once ERASE_TIMEOUT is determined, it determines the ERASE_SIZE. The host can determine timeout for any number of AU erase by the Equation (6). Refer to 4.14 for the concept of calculating erase timeout. If ERASE_SIZE field is set to 0, this field shall be set to 0.

```
00h Erase Time-out Calculation is not supported.
01h 1 [sec]
02h 2 [sec]
03h 3 [sec]
...
3Fh 63 [sec]
```

Values for ERASE OFFSET

This 2-bit field indicates the TOFFSET and one of four values can be selected. The erase offset adjusts the line by moving in parallel on the upper side. Refer to Figure 4-57 and Equation (6) in 4.14. This field is meaningless if ERASE SIZE and ERASE TIMEOUT fields are set to 0.

```
00h 0 [sec]
01h 1 [sec]
02h 2 [sec]
03h 3 [sec]
```

Values for UHS SPEED GRADE

This 4-bit field indicates the UHS mode Speed Grade. Reserved values are for future speed grades larger than the highest defined value. Host shall treat reserved values (undefined) as highest grade defined.

```
00h Less than 10MB/sec
01h 10MB/sec and above
02h-0Fh Reserved
```

Values for UHS_AU_SIZE

This 4-bit field indicates AU Size for UHS-I and UHS-II cards. Card should set smaller value as much as possible. Host shall refer to UHS_AU_SIZE instead of AU SIZE when the card is operating in UHS-II bus speed modes.

```
0\overline{0}h
          Not Defined
01h-06h Not Used
07h
          1 MB
08h
          2 MB
          4 MB
09h
          8 MB
0Ah
          12 MB (!)
0Bh
0Ch
          16 MB
0Dh
          24 MB (!)
          32 MB
0Eh
          64 MB
0Fh
```

DSi SD/MMC Protocol: OCR Register (32bit Operation Conditions Register)

CMD1 (MMC) and ACMD58 (SD) are intended to exchange OCR information. That is, the OCR parameter bits should indicate the host conditions (eg. for DSi: 40100000h, ie. bit20=3.3V supply, and bit30=HCS support for High Capacity carts with more than 2GBytes). The OCR response may then return something like 007f8000h when busy, and 807f8000h when ready (bit20 indicating the voltage being actually supported, bit30 indicating if it's High Capacity card, and bit31 indicating if the card is ready & switched from "idle" to "ready" state).

Cards do usually send at least one response with bit31=0 (busy), one should repeat sending CMD1/ACMD51 until bit31=1 (ready).

Note: All card(s) on the bus will respond to CMD1/ACMD51: with the response bits ANDed together (thus returning nonsense in bit30=HCS when actually sharing the same bus for multiple cards).

Note: The card switches to "ina" state if the voltage in param bits isn't supported.

CMD1 - SD/MMC (For SD Cards: SPI-only) - SPI - SEND_OP_COND

Parameter For MMC Cards (supported in SPI and Non-SPI mode):

31-0 OCR without busy (ie. without the power-up busy flag in bit31)

Parameter For SD Cards (supported in SPI mode only, not in Non-SPI mode):

- 31 Reserved (0) ;\special case (applies
- 30 HCS (Host Capacity Support information); to SD-cards in SPI-mode
- 29-0 Reserved (0) ;/only)

SD Response: R1

MMC Response: R3 (same/similar as SD Mode's ACMD41 response, see below)

Sends host capacity support information and activates the card's initialization process. HCS is effective when card receives SET_IF_COND command.

CMD58 - SD/MMC - SPI-ONLY (not Non-SPI Mode) - READ OCR

Supported on SD Cards in SPI Mode only (in Non-SPI mode, CMD58 would be: MMC=Reserved, SD=READ_EXTR_MULTI)!

Parameter bits:

31-0 stuff bits

SPI Mode Response: R3:

39-32 R1 (8bit Card Status, same as in normal SPI command responses) 31-0 OCR (32bit)

ACMD41 - SD - SPI - SD_SEND_OP_COND (type=bcr)

- 31 reserved bit
- 30 HCS(OCR[30]) (Host Capacity Support information)
- 29 reserved for eSD ;\
- 28 XPC Max Power Consumption (watts); SPI Mode: Reserved
- 27-25 reserved bits ; (ie. only bit30 is used for SPI)
- 24 S18R ; (ie. ACMD41 is SAME as SPI CMD1 ?)
- 23-0 VDD Voltage Window(OCR[23-0])
- SD Mode Response: R3:
 - 47 Start Bit (0)
 - 46 Transmission To Host (0) ; 1st byte

```
45-40 Reserved (111111) (instead of Command value) ;/
39-8 OCR (32bit) ;-2nd..5th byte
7-1 Reserved (111111) (instead of CRC7) ;\6th byte
0 End Bit (1) ;/
```

SPI Mode Response: R1 (without extra Data transfer? use READ OCR instead?)

Sends host capacity support information (HCS) and asks the accessed card to send its operating condition register (OCR) content in the response on the CMD line. HCS is effective when card receives SET_IF_COND command (uh, but IF_COND should be set BEFORE setting OP_COND?).

Sends request to switch to 1.8V signaling (S18R).

Reserved bit shall be set to '0'. CCS bit is assigned to OCR[30].

XPC controls the maximum power in the default speed mode of SDXC card.

```
XPC=0: 0.36W (100mA at 3.6V on VDD1) (max) but speed class is not supported.
```

XPC=1: 0.54W (150mA at 3.6V on VDD1) (max) and speed class is supported.

OCR register

The 32-bit operation conditions register stores the VDD voltage profile of the non UHS-II card and VDD1 voltage profile of the UHS-II card. Additionally, this register includes status information bits. One status bit is set if the card power up procedure has been finished. This register includes another status bit indicating the card capacity status after set power up status bit. The OCR register shall be implemented by the cards.

The 32-bit operation conditions register stores the VDD voltage profile of the card.

Bit 7 of OCR is newly defined for Dual Voltage Card and set to 0 in default. If a Dual Voltage Card does not receive CMD8, OCR bit 7 in the response indicates 0, and the Dual Voltage Card which received CMD8, sets this bit to 1.

```
Card power up status bit (0=Busy, 1=Ready)
31
       Card Capacity Status (CCS) (valid only if above Bit31 indicates Ready)
30
                               (addressed in 1-byte units)
       CCS=0
               SDSC Card
                                                             ;MMC max 2GB
               SDHC/SDXC card (addressed in 512-byte units) ;MMC > 2GB
       CCS=1
       UHS-II Card Status
29
28-25 Reserved
       Switching to 1.8V Accepted (S18A) (Only UHS-I card supports this bit)
24
23
       3.5-3.6
22
       3.4-3.5
21
       3.3-3.4
20
       3.2-3.3
19
       3.1 - 3.2
                                       VDD Voltage Window
      3.0-3.1
18
17
       2.9-3.0
      2.8-2.9
16
15
       2.7-2.8
      Reserved (MMC: 2.0V .. 2.6V) ; ;<-- uh, probably in opposite order?
      Reserved for Low Voltage Range ;
7
6-4
       Reserved
       Reserved
```

The supported voltage range is coded as shown in Table 5-1. A voltage range is not supported if the corresponding bit value is set to LOW. As long as the card is busy, the corresponding bit (31) is set to LOW.

VDD Voltage Window of OCR indicates VDD1 voltage range in case of UHS-II Card.

UHS-II Card Status bit is added in Bit 29 to indicate whether the card supports UHS-II Interface. Non UHS-II Card sets Bit 29 to 0 and UHS-II Card sets Bit 29 to 1. This bit is not affected by whether VDD2 is supplied or not.

DSi SD/MMC Protocol: CID Register (128bit Card Identification)

CMD2 - SD/MMC - ALL_GET_CID (type=bcr)

CMD2 is/was intended for multiple MMC cards on the same SD/MMC bus, the connected card(s) should compare the CMD2 response bits seen on the bus, and the card with the smallest CID number is switched to "ident" state (and any other cards stay in "ready" state until sending further CMD2's).

CMD2 is still required for both SD and MMC during initialization, although actually sharing the same bus for multiple cards is rather uncommon/depracted (and might envolve various problems: Like conflicting OCR responses, conflicting pull-ups on DAT3 pin, signal noise/spikes on insertion/removal of a second card while accessing another card, problems with (shared) Write Protect and Card Detect switches, and so on).

Parameter bits:

```
31-0 stuff bits
```

SD Mode Response: R2 (same 136bit response as for CMD10, see there)

Asks any card to send the CID numbers on the CMD line (any card that is connected to the host will respond - until it sees a "0" bit from another card while itself outputting a "1" bit).

Observe that CMD2 (and other card detection/initialization commands) should be done at lower CLK rate than usually (MMC specifies max 400kHz - this is actually required - the DSi's onboard Samsung KMAPF0000M-S998 eMMC chip won't respond to ALL_GET_CID when trying to use 16MHz CLK), higher CLK can be used once when detecting max speed (TRAN_SPEED in CSD register).

CMD10 - SD/MMC - SPI - GET_CID (type=ac)

This command should be used for actually READING the CID (as opposed to ALL_GET_CID which is primarily intended for the connected card(s) to COMPARE their CIDs with each other).

Parameter bits:

```
31-16 RCA (SPI Mode: stuff bits)
 15-0 stuff bits
SD Mode Response: R2:
          Start Bit (0)
 135
         Transmission To Host (0)
                                                         : 1st byte
 134
 133-128 Reserved (111111) (instead of Command value)
                                                         ;-2nd..16th byte
         CID (120bit) (15 bytes)
 127-8
                                      ;∖aka 128bit
 7-1
          CRC7
                                       ; when including ;\17th byte
          End Bit (1)
                                       :/CRC7+EndBit
SPI Mode Response: R1, plus DATA line,
SPI Mode Additional Data Transfer (from card):
 127-0 CID (128bit) ... or 120bit ?
```

Addressed card sends its card identification (CID).

CID register

The Card IDentification (CID) register is 128 bits wide. It contains the card identification information used during the card identification phase. Every individual Read/Write (RW) card shall have a unique identification number.

For SD Cards (short product name, but bigger date field, 2000..2255?):

```
Bit
          Siz Field Name
                                         (binary);\assigned by SD-3C, LLC
 127-120
           8 MID
                      Manufacturer ID
              OID
                      OEM/Application ID (ASCII) :/
 119-104 16
 103-64
           40
              PNM
                      Product name
                                         (ASCII)
                                         (BCD, 00h-99h) (eq 62h = rev 6.2)
 63-56
           8 PRV
                      Product revision
          32 PSN
                      Product serial number (32bit)
 55-24
 23-20
           4 -
                      Reserved (zero)
                     Manufacturing date (yymh) (m=1...12, yy=0...255?; +2000)
 19-8
           12 MDT
           7 CRC
                      CRC7 checksum
 7 - 1
                      Stop bit (always 1)
 0
           1 1
For MMC Cards (smaller date field, range 1997..2012 only):
 Bit
          Siz Field
                     Name
 127 - 120
         8
              MID
                      Manufacturer ID
                                         (binary)
                                                    ;\assigned by MMCA
              OID
                      OEM/Application ID (binary)
 119-104 16
                                                    ;/ ... or ...
                                                    ;\assigned by MMCA/JEDEC
 127 - 120
           8 MID
                      Manufacturer ID
                                         (binary)
 119-114
           6 -
                      Reserved (0)
 113-112
           2
                     Device (0=Card, 1=BGA, 2=POP);
              CBX
                      OEM/Application ID (binary)
 119-104
           8
              OID
              PNM
 103-56
           48
                      Product name
                                         (ASCII)
                      Product revision (BCD, 00h-99h) (eq 62h = rev 6.2)
 55-48
           8 PRV
                      Product serial number (32bit)
 47 - 16
           32 PSN
                     Manufacturing date (myh) (m=1...12, y=0...15; +1997)
 15-8
           8 MDT
           7 CRC
 7-1
                      CRC7 checksum
 0
            1 1
                      Stop bit (always 1)
```

Known CID's for DSi eMMC chips (excluding CRC in LSB, padded 00 in MSB)

```
MY ss ss ss ss 03 4D 30 30 46 50 41 00 00 15 00 ;DSi Samsung KMAPF0000M-S998 MY ss ss ss ss 32 57 37 31 36 35 4D 00 01 15 00 ;DSi Samsung KLM5617EFW-B301 MY ss ss ss ss 30 36 35 32 43 4D 4D 4E 01 FE 00 ;DSi ST NAND02GAH0LZC5 rev30 MY ss ss ss ss 31 36 35 32 43 4D 4D 4E 01 FE 00 ;DSi ST NAND02GAH0LZC5 rev31 MY ss ss ss ss ss 03 47 31 30 43 4D 4D 00 01 11 00 ;3DS CID
```

DSi Console IDs

DSi SD/MMC Protocol: CSD Register (128bit Card-Specific Data)

CMD9 - SD/MMC - SPI - GET CSD (type=ac)

```
Parameter bits:
  31-16 RCA (SPI Mode: stuff bits)
  15-0 stuff bits
SD Mode Response: R2:
  135
          Start Bit (0)
          Transmission To Host (0)
  134
                                                           : 1st byte
  133-128 Reserved (111111) (instead of Command value)
                                                          :-2nd..16th bvte
  127-8 CSD (120bit) (15 bytes)
                                        :\aka 128bit
                                       ; when including ;\17th byte
  7 - 1
          CRC7
          End Bit (1)
                                        :/CRC7+EndBit
SPI Mode Response: R1, plus DATA line,
SPI Mode Additional Data Transfer (from card):
  127-0 CID (128bit) ... or 120bit ?
Addressed card sends its card-specific data (CSD).
```

CMD27 - SD/MMC - SPI - PROGRAM CSD (type=adtc)

31-0 stuff bits

Response: R1

Additional Data Transfer (to card):

128-0 CSD register (whole 128bit) (read-only bits must be unchanged)

Programming of the programmable bits of the CSD, ie. the "R/W" bits, the "R" bits must be kept unchanged (read via CMD9, and write-back same values via CMD27).

The writable once "R/W(1)" bits can be changed only from 0-to-1, or vice-versa, they can be really written only ONCE, by the manufacturer? Most of the "R/W(1)" bits are probably set by the manufacturer at time when pre-formatting the card, so they aren't actually user-writeable.

CSD Register

The types of the entries in the table below are coded as follows: R=readable, W(1)=writable once, W=multiple writable.

Bit Siz	Type	Name	Field	Value
127-126 2	R	CSD structure version	CSD_STRUCTURE	00b
125-122 4	R	MMC: System spec version	SPEC_VERS	
125-122 4	R	SD: reserved	-	0000b
121-120 2	R	reserved	-	00b
119-112 8	R	data read access-time-1	TAAC	xxh
111-104 8	R	data read access-time-2	NSAC	xxh
103-96 8	R	max data transfer rate	TRAN_SPEED	32h or 5Ah
95-84 12	R	card command classes	CCC _	01x110110101b
83-80 4	R	max read data block len	READ BL LEN	xh

79 78 77 76 75-74	1 1 1 1 2	R R R R	partial blocks for read allowed write block misalignment read block misalignment DSR implemented reserved	READ_BL_PARTIAL WRITE_BLK_MISALIGN READ_BLK_MISALIGN DSR_IMP -	1b I xb xb xb 00b	
73-70	4	R	SDHC/SDXC: reserved	-	0000b	
69-48 47	22 1	R R	SDHC/SDXC: device size SDHC/SDXC: reserved	C_SIZE	 0	
73-62	12	R	MMC/SDSC: reserved	C SIZE	xxxh	
61-59	3	R	MMC/SDSC: max read current @VDD	_		
58-56	3	R	MMC/SDSC: max read current @VDD			
55-53	3	R	MMC/SDSC: max write current @VD			
52-50	3	R	MMC/SDSC: max write current @VD			
49-47 46-42	3 5	R R	MMC/SDSC: device size multiplie		xxxb	
40-42	5 5	R R	MMC: Erase Group Size MMC: Erase Group Multiplier	ERASE_GRP_SIZE ERASE_GRP_MULT		
36-32	5	R	MMC: Write Protect Grp Size	WP GRP SIZE		
46	1	R	SD: erase single block enable ERASE_BLK_EN			
45-39	7	R	SD: erase sector size SECTOR SIZE			
38-32	7	R	SD: write protect group size	WP_GRP_SIZE	xxxxxxxb	
31	1	R	write protect group enable		xb	
30-29	2	R	MMC: Manufacturer default ECC	DEFAULT_ECC		
30-29	2 3	R R	SD: reserved (do not use)	- DOW EACTOR	00b	
28-26 25-22	3 4	R R	write speed factor max write data block len	-	xxxb xxxxb	
21	1	R	partial blocks for write allower			
20-17	4	R	reserved		0000b	
16	1	R	SD: reserved	-	0	
16	1	R	MMC: Content Protection Applica	t. CONTENT_PROP_APP		
15	1		File format group	FILE_FORMAT_GRP	xb	
15	1	R	SDHC/SDXC: reserved	(FILE_FORMAT_GRP)		
14	1		copy flag	COPY	xb	
13 12	1			PERM_WRITE_PROTECT	xb	
12 11-10	1 2	R/W P/W(1)			xb xxb	
11-10	2	R			00b	
9-8	2	R/W		ECC		
9-8	2	R/W	SDSC: reserved, R/W		00b	
9-8	2	R	SDHC/SDXC: reserved, R		00b	
7-1	7	R/W		CRC	xxxxxxxb	
0	1	-	not used, always '1'	-	1b	

Known CSD's for DSi eMMC chips (excluding CRC in LSB, padded 00 in MSB) 8 16 24 32 40 48 56 64 72 80 88 96 104112120pad ;<--bit numbers

```
;DSi CSD KMAPF0000M-S998
  40 40 96 E9 7F DB F6 DF 01 59 0F 2A 01 26 90 00
 40 40 8E FF 03 DB F6 DF 01 59 0F 32 01 27 90 00
                                                   ;DSi CSD KLM5617EFW-B301
  00 40 8A E0 BF FF 7F F5 80 59 0F 32 01 2F 90 00
                                                   ;DSi CSD NAND02GAH0LZC5 rev30
  00 40 8A E0 BF FF 7F F5 80 59 0F 32 01 2F 90 00
                                                   ;DSi CSD NAND02GAH0LZC5 rev31
                                                   :3DS CSD
That is, differences are:
 bit
                          KMAPF0000M KLM5617EFW NAND02GAH0LZC5
          name
 112-119 TAAC
                          26h=1.5ms
                                      27h=15ms
                                                 2Fh=20ms
 96-103 TRAN SPEED
                          2Ah=20MHz
                                      32h=25MHz 32h=25MHz
          READ BL PARTIAL 0=No(?)
 79
                                      0=No(?)
                                                 1=Yes
 62 - 73
         C SIZE
                          77Fh=240MB 77Fh=240MB 3D5h=245.5MB
         VDD R CURR MIN 6=60mA
 59-61
                                      6=60mA
                                                 7=100mA
         VDD R CURR MAX 6=80mA
 56-58
                                      6=80mA
                                                 7=200mA
         VDD_W_CURR_MIN 6=60mA
 53-55
                                      6=60mA
                                                 7=100mA
         VDD_W_CURR_MAX 6=80mA
 50-52
                                      6=80mA
                                                 7=200mA
         C SIZE MULT
 47-49
                          6=256
                                      6=256
                                                 7=512
         ERASE GRP SIZE 1Fh=32x32
 42-46
                                      00h=1x32
                                                 1Fh=32x32
         WP GRP SIZE
 32-36
                          09h = 10
                                      1Fh=32
                                                 00h=1
                          05h = 32x
 26-28
         R2W FACTOR
                                      03h=8x
                                                 02h=4x
 14
          COPY
                          1=Copy
                                                 0=0riginal
                                      1=Copy
```

Not sure if that values are really correct, or if the manufacturer has screwed up some bits. TAAC being 10x slower in newer chips looks weird, 20MHz would be for 1bit MCC (whilst 4bit MMCplus/MMCmobile should support 26MHz), erase group 32x32x512 bytes would somewhat require 512Kbyte clusters, write protect group size 10 decimal looks a bit odd (though it could be true), and, well, faster writing in newer chips looks plausible.

CSD STRUCTURE (upper 2bit of CSD register)

Field structures of the CSD register are different depend on the Physical Layer Specification Version and Card Capacity.

The CSD_STRUCTURE field in the CSD register indicates its structure version.

```
For MMC:
```

```
00h
          CSD version No. 1.0
                                MMC Version 1.0 - 1.2
 01h
          CSD version No. 1.1
                                 MMC Version 1.4 - 2.2
                                 MMC Version 3.1 - 3.2 - 3.31 - 4.0 - 4.1- 4.2
 02h
          CSD version No. 1.2
          Version is coded in the CSD STRUCTURE byte in the EXT CSD register
 03h
For SD:
 00h
           CSD Version 1.0
                            SDSC (Standard Capacity)
                            SDHC/SDXC (High Capacity and Extended Capacity)
 01h
          CSD Version 2.0
 02h-03h Reserved
```

SDHC/SDXC applies major changes to CSD register (C_SIZE is expanded, and many other fields are removed or set to dummy values), for details see: DSi SD/MMC Protocol: CSD Register (128bit Card-Specific Data) Version 2.0

SPEC_VERS (MMC only)

```
00h MMC System Specification Version 1.0 - 1.2
01h MMC System Specification Version 1.4
```

```
02h MMC System Specification Version 2.0 - 2.2 03h MMC System Specification Version 3.1 - 3.2 - 3.31 04h MMC System Specification Version 4.0 - 4.1 - 4.2 05h-0Fh Reserved
```

TAAC

Defines the asynchronous part of the data access time.

```
7 Reserved 6-3 Time value
```

```
0=reserved, 1=1.0, 2=1.2, 3=1.3, 4=1.5, 5=2.0, 6=2.5, 7=3.0, 8=3.5, 9=4.0, A=4.5, B=5.0, C=5.5, D=6.0, E=7.0, F=8.0
```

2-0 Time unit

0=1ns, 1=10ns, 2=100ns, 3=1us, 4=10us, 5=100us, 6=1ms, 7=10ms

NSAC

Defines the worst case for the clock-dependent factor of the data access time. The unit for NSAC is 100 clock cycles. Therefore, the maximal value for the clock-dependent part of the data access time is 25500 clock cycles.

The total access time NAC is the sum of TAAC and NSAC. It should be computed by the host for the actual clock rate. The read access time should be interpreted as a typical delay for the first data bit of a data block or stream.

TRAN SPEED

The following table defines the maximum data transfer rate PER ONE data line:

7 Reserved
6-3 Time value

```
0=reserved, 1=1.0, 2=1.2, 3=1.3, 4=1.5, 5=2.0, 6=2.5, 7=3.0, 8=3.5, 9=4.0, A=4.5, B=5.0, C=5.5, D=6.0, E=7.0, F=8.0
```

2-0 Transfer rate unit

0=100kbit/s, 1=1Mbit/s, 2=10Mbit/s, 3=100Mbit/s, 4..7=reserved MMC: same as above, but specified in <Hz> instead of <bits/s>

Note that for current SD Memory Cards, this field shall be always 32h which is equal to 25 MHz - the mandatory maximum operating frequency of SD Memory Card.

In High-Speed mode, this field shall be always 5Ah which is equal to 50 MHz, and when the timing mode returns to the default by CMD6 or CMD0 command, its value will be 32h.

CCC (Card Command Class)

The SD Memory Card command set is divided into subsets (command classes). A value of 1 in a CCC bit means that the corresponding command class is supported. For command class definitions, refer to Table 4-21.

- 11 Supports Command Class 11 Function Extension Commands (SD)
- 10 Supports Command Class 10 Switch Function Commands (SD)
- 9 Supports Command Class 9 I/O Mode Commands (SDIO/MMCIO)
- Supports Command Class 8 Application-Specific Commands

Supports Command Class 7 - Password Lock Commands
Supports Command Class 6 - Block-Oriented Write Protection Commands
Supports Command Class 5 - Erase Commands
Supports Command Class 4 - Block-Oriented Write Commands
Supports Command Class 3 - WRITE_DAT_UNTIL_STOP (MMC)
Supports Command Class 2 - Block-Oriented Read Commands
Supports Command Class 1 - READ_DAT_UNTIL_STOP (MMC)
Supports Command Class 0 - Basic Commands

Same for MMC (though on MMC the classes may have different meaning?)

READ BL LEN

The maximum read data block length is computed as 2^READ_BL_LEN. The maximum block length might therefore be in the range 512...2048 bytes (Refer to 4.3.3 for details). Note that in an SD Memory Card the WRITE_BL_LEN is always equal to READ_BL_LEN.

3-0 Setting

Values:

```
00h..08h Reserved

09h Block length 512 Bytes (2^9)

0Ah Block length 1024 Bytes (2^10)

0Bh Block length 2048 Bytes (2^11)

0Ch..0Fh Reserved
```

MMC allows any values from 2⁰ to 2¹⁴, and uses 0Fh for Extension (see TBD field in EXT_CSD) (uh, but "TBD" isn't yet defined in KMCEN0000M datasheet, maybe TBD means to-be-defined?).

READ BL PARTIAL (always = 1 in SDSC Memory Card)

Partial Block Read is always allowed in an SDSC Memory Card. It means that smaller blocks can be used as well. The minimum block size will be one byte.

WRITE BLK MISALIGN

Defines if the data block to be written by one command can be spread over more than one physical block of the memory device. The size of the memory block is defined in WRITE BL LEN.

```
WRITE_BLK_MISALIGN=0 crossing physical block boundaries is invalid WRITE_BLK_MISALIGN=1 crossing physical block boundaries is allowed
```

READ BLK MISALIGN

Defines if the data block to be read by one command can be spread over more than one physical block of the memory device. The size of the memory block is defined in READ BL LEN.

```
READ_BLK_MISALIGN=0 crossing physical block boundaries is invalid crossing physical block boundaries is allowed
```

DSR IMP

Defines if the configurable driver stage is integrated on the card. If set, a driver stage register (DSR) shall be implemented (also see Chapter 5.5).

```
DSR_IMP=0 no DSR implemented DSR_IMP=1 DSR implemented
```

C_SIZE (for max 2GB)

This parameter is used to compute the user's data card capacity (not include the security protected area). The memory capacity of the card is computed from the entries C SIZE, C SIZE MULT and READ BL LEN as follows:

```
memory capacity = BLOCKNR * BLOCK LEN
```

Whereas.

```
BLOCKNR = (C_SIZE+1) * MULT
MULT = 2^(C_SIZE_MULT+2) ; (C_SIZE_MULT < 8)
BLOCK_LEN = 2^READ_BL_LEN ; (READ_BL_LEN < 12)</pre>
```

To indicate 2 GByte card, BLOCK_LEN shall be 1024 bytes.

Therefore, the maximal capacity that can be coded is 4096*512*1024 = 2 G bytes.

Example: A 32 Mbyte card with BLOCK_LEN = 512 can be coded by C_SIZE_MULT = 3 and C_SIZE = 2000.

The Maximum Data Area size of SDSC Standard Capacity Card is 4,153,344 sectors (2028MB).

C SIZE (for MMC above 2GB)

The 12bit C_SIZE field should be set 0FFFh. Use "SEC_COUNT" in EXT_CSD to specify actual size.

VDD R CURR MIN, VDD W CURR MIN

Maximum values for read and write currents at the MINIMAL power supply VDD:

2-0 0=0.5mA, 1=1mA, 2=5mA, 3=10mA, 4=25mA, 5=35mA, 6=60mA, 7=100mA

VDD_R_CURR_MAX, VDD_W_CURR_MAX

Maximum values for read and write currents at the MAXIMAL power supply VDD:

2-0 0=1mA, 1=5mA, 2=10mA, 3=25mA, 4=35mA, 5=45mA, 6=80mA, 7=200mA

C SIZE MULT

This parameter is used for coding a factor MULT for computing the total device size (see 'C_SIZE'). Defined as "MULT = $2^{(C_SIZE_MULT+2)}$ ".

2-0 Device Size Factor (0..7 = Factor 4, 8, 16, 32, 64, 128, 256, 512)

SD: ERASE BLK EN

The ERASE_BLK_EN defines the granularity of the unit size of the data to be erased. The erase operation can erase either one or multiple units of 512 bytes or one or multiple units (or sectors) of SECTOR_SIZE (see definition below).

If ERASE_BLK_EN=0, the host can erase one or multiple units of SECTOR_SIZE. The erase will start from the beginning of the sector that contains the start address to the end of the sector that contains the end address. For example, if SECTOR_SIZE=31 and the host sets the Erase Start Address to 5 and the Erase End Address to 40, the physical blocks from 0 to 63 will be erased as shown in Figure 5-1.

```
Figure 5-1: ERASE_BLK_EN = 0 Example Physical Block (per CSD)
```

```
0 1 2 3 4 5 6 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789 0123456789
```

<----- Host Erase Address Range -----> <---- Erase Area ------>

SD: SECTOR SIZE

The size of an erasable sector. The content of this register is a 7-bit binary coded value, defining the number of write blocks (see WRITE_BL_LEN). The actual size is computed by increasing this number by one. A value of zero means one write block, 127 means 128 write blocks.

MMC: ERASE GRP SIZE

The contents of this register is a 5 bit binary coded value, used to calculate the size of the erasable unit of the moviNAND. The size of the erase unit (also referred to as erase group) is determined by the ERASE_GRP_SIZE and the ERASE_GRP_MULT entries of the CSD, using the following equation:

size of erasable unit = (ERASE_GRP_SIZE + 1) * (ERASE_GRP_MULT + 1)

This size is given as minimum number of write blocks that can be erased in a single erase command.

MMC: ERASE_GRP_MULT

A 5 bit binary coded value used for calculating the size of the erasable unit of the moviNAND. See ERASE_GRP_SIZE section for detailed description.

MMC: DEFAULT ECC

Set by the moviNAND manufacturer. It defines the ECC code which is recommended for use. The field definition is the same as for the ECC field described later.

MMC: CONTENT PROT APP

This field in the CSD indicates whether the content protection application is supported. MultiMediaCards which implement the content protection application will have this bit set to '1'.

MMC: ECC

Defines the ECC code that was used for storing data on the moviNAND. This field is used by the host (or application) to decode the user data. The following table defines the field format:

ECC ECC type Maximum number of correctable bits per block

00h None (default) Mone

```
01h
        BCH (542,512)
02h-03h Reserved
```

MMC: WP GRP SIZE (5bit)

The size of a write protected group. The contents of this register is a 5 bit binary coded value, defining the number of erase groups which can be write protected. The actual size is computed by increasing this number by one. A value of zero means 1 erase group, 31 means 32 erase groups. (Refer to the chapter 4.11.1 on page 48)

SD: WP GRP SIZE (7bit)

The size of a write protected group. The content of this register is a 7-bit binary coded value, defining the number of erase sectors (see SECTOR_SIZE). The actual size is computed by increasing this number by one. A value of zero means one erase sector, 127 means 128 erase sectors.

WP GRP ENABLE

A value of 0 means no group write protection possible.

R2W FACTOR

Defines the typical block program time as a multiple of the read access time.

2-0 Multiples of read access time (0..5=Mul 1,2,4,8,16,32, 6..7=Reserved)

For example, value 5 means that writing is 32 times slower than reading.

WRITE BL LEN

The maximum write data block length is computed as 2^NWRITE BL LEN. The maximum block length might therefore be in the range from 512 to 2048 bytes. Write Block Length of 512 bytes is always supported.

Note that in the SD Memory Card, the WRITE BL LEN is always equal to READ BL LEN.

```
3-0
       Block Length
```

Values:

00h..08h Reserved 09h 512 bytes (2⁹) 0Ah 1024 Bytes (2^10) 2048 Bytes (2^11) 0Bh OCh..OFh Reserved MMC: See READ BL LEN

WRITE BL PARTIAL

Defines whether partial block sizes can be used in block write commands.

WRITE BL PARTIAL=0 means that only the WRITE BL LEN block size and its partial derivatives, in resolution of units of 512 bytes, can be used for block oriented data write.

WRITE BL PARTIAL=1 means that smaller blocks can be used as well. The minimum block size is one byte.

COPY

Defines whether the contents is original (=0) or has been copied (=1). Setting this bit to 1 indicates that the card content is a copy. The COPY bit is a one time programmable bit except ROM card.

PERM_WRITE_PROTECT TMP WRITE PROTECT

Permanently/temporarily write-protects the entire card (by disabling all write and erase commands). The default values are 0, ie. not write protected.

FILE_FORMAT FILE FORMAT GRP

Indicates the file format on the card. These fields are read-only for ROM. The following formats are defined:

FILE_FORMAT_GRP	FILE_FORMAT	Туре
0	0	Hard disk-like file system with partition table
0	1	DOS FAT (floppy-like) with boot sector only
		(no partition table)
0	2	Universal File Format
0	3	Others/Unknown
1	0, 1, 2, 3	Reserved

A more detailed description is given in the Filesystem Specification.

DSi SD/MMC Protocol: CSD Register (128bit Card-Specific Data) Version 2.0

CSD Register (CSD Version 2.0) (SDHC/SDXC)

The field name in parenthesis is set to fixed value and indicates that the host is not necessary to refer these fields. The fixed values enables host, which refers to these fields, to keep compatibility to CSD Version 1.0.

The Cell Type field is coded as follows: R=readable, W(1)=writable once, W=multiple writable.

Name	Field	Value
CSD structure	CSD_STRUCTURE	01b
reserved	-	000000b
data read access-time-1	(TAAC)	0Eh
data read access-time-2	(NSAC)	00h
max data transfer rate	(TRAN SPEED)	32h,5Ah,0Bh,2Bh
card command classes	CCC _	x1x110110101b
max read data block length	(READ BL	LEN) 9
partial blocks for read all	Lowed (READ_BL_	PARTIAL) 0
write block misalignment	(WRITE BL	K MISALIGN) 0
read block misalignment	(READ BLK	MISALIGN) 0
DSR implemented	DSR IMP	_ x
reserved		00000b
	CSD structure reserved data read access-time-1 data read access-time-2 max data transfer rate card command classes max read data block length partial blocks for read all write block misalignment read block misalignment DSR implemented	CSD structure CSD_STRUCTURE reserved - data read access-time-1 (TAAC) data read access-time-2 (NSAC) max data transfer rate (TRAN_SPEED) card command classes CCC max read data block length (READ_BL_ partial blocks for read allowed (READ_BL_ write block misalignment (WRITE_BL read block misalignment (READ_BLK DSR implemented DSR_IMP

69-48		device size	C_SIZE	xxxxxxh
	1 R	reserved	- (EDAGE DLIK EN)	0
46	1 R	erase single block enable	(ERASE_BLK_EN)	1
45-39	7 R	erase sector size	(SECTOR_SIZE)	7Fh
38-32	7 R	write protect group size	(WP_GRP_SIZE)	00h
31	1 R	write protect group enable	(WP_GRP_ENABLE)	0
30-29	2 R	reserved		00b
28-26	3 R	write speed factor	(R2W_FACTOR)	010b
25-22	4 R	max write data block length	(WRITE BL LEN)	9
21	1 R	partial blocks for write allowed	(WRITE BL PARTIAL)	0
20-16	5 R	reserved		00000b
15	1 R	File format group	(FILE FORMAT GRP)	0
14	1 R/W(1)	copy flag	COPY	X
13	1 R/W(1)	permanent write protection	PERM_WRITE_PROTECT	X
12	1 R/W	temporary write protection	TMP WRITE PROTECT	X
11-10	2 R	File format	(FILE FORMAT)	00b
9-8	2 R	reserved	-	00b
7-1	7 R/W	CRC	CRC	xxh
0	1 -	not used, always '1'	-	1

C SIZE

This field is expanded to 22 bits and can indicate up to 2 TBytes (that is the same as the maximum memory space specified by a 32-bit block address.)

This parameter is used to calculate the user data area capacity in the SD memory card (not include the protected area). The user data area capacity is calculated from C SIZE as follows:

memory capacity = (C SIZE+1) * 512KByte

The Minimum user area size of SDHC Card is 4,211,712 sectors (2GB + 8.5MB).

The Minimum value of C_SIZE for SDHC in CSD Version 2.0 is 001010h (4112).

The Maximum user area size of SDHC Card is (32GB - 80MB).

The Maximum value of C SIZE for SDHC in CSD Version 2.0 is 00FF5Fh (65375).

The Minimum user area size of SDXC Card is 67,108,864 sectors (32GB).

The Minimum value of C_SIZE for SDXC in CSD Version 2.0 is 00FFFFh (65535).

TRAN SPEED

TRAN SPEED is variable depends on bus speed mode of SD Interface.

When CMD0 is received, this field is reset to 32h.

On SDSC (but not SDHC/SDXC), CMD6 does the same reset stuff?

- 32h SDSC/SDHC/SDXC in Default Speed mode (25MHz)
- 5Ah SDSC/SDHC/SDXC in High Speed mode (50MHz)
- OBh SDHC/SDXC in SDR50 or DDR50 mode (100Mbit/sec)
- 2Bh SDHC/SDXC in SDR104 mode (200Mbit/sec)

UHS-II mode is not related to this field.

CCC, DSR IMP, COPY, PERM WRITE PROTECT, TMP WRITE PROTECT

Definition of these fields is same as in CSD Version 1.0.

TAAC, NSAC, R2W FACTOR

In SDHC/SDXC, these fields should be fixed to TAAC=0Eh (1 ms), NSAC=00h, and R2W FACTOR=02h (mul4).

The host should not use TAAC, NSAC, and R2W_FACTOR to calculate timeout and should uses fixed timeout values for read and write operations (See 4.6.2).

READ BL LEN, WRITE BL LEN

These two fields are fixed to 9h (which indicates 512 Bytes).

READ_BL_PARTIAL, WRITE_BL_PARTIAL, READ_BLK_MISALIGN, WRITE_BLK_MISALIGN

These four fields are fixed to 0 (partial block read and physical page crossing prohibited for block read/write).

SECTOR SIZE

This field is fixed to 7Fh, which indicates 64 KBytes. This value is not related to erase operation. SDHC and SDXC Cards indicate memory boundary by AU size and this field should not be used.

ERASE BLK EN

This field is fixed to 1, which means the host can erase one or multiple units of 512 bytes.

WP GRP SIZE, WP GRP ENABLE

These field are fixed to WP_GRP_SIZE=00h, and WP_GRP_ENABLE=0.

SDHC and SDXC Cards do not support write protected groups.

FILE FORMAT GRP

FILE FORMAT

These fields are set to 0. Host should not use these fields.

DSi SD/MMC Protocol: EXT_CSD Register (4096bit Extended CSD Register) (MMC)

CMD8 - MMC - SPI - GET_EXT_CSD (type=adtc)

31-0 stuff bits

Response: R1

Additional Data Transfer (from card):

```
4095-0 EXT CSD Register (4096bit)
MMC only.
CMD6 - MMC - SPI - SWITCH (type=ac)
  31-26 6bit Reserved (0)
  25-24 2bit Access
                00h Change Command Set (EXT CSD[191] = parameter bit2-0)
                Olh Set bits (EXT CSD[index] = EXT CSD[index] OR value)
                02h Clr bits (EXT CSD[index] = EXT CSD[index] AND NOT value)
                             (EXT_CSD[index] = value)
                03h Write
                               ;\used only if "Access=1..3"
  23-16 8bit Index (0..191)
  15-8 8bit Value (0..255)
  7-3
         5bit Reserved (0)
        3bit Cmd Set (0..7) ;-used only if "Access=0"
  2-0
Response: R1b
Additional Data Transfer (from card): Busy signal for "R1b" response
MMC only.
```

Extended CSD Register (MMC only)

The Extended CSD register defines the card properties and selected modes. It is 512 bytes (4096 bits) long.

The most significant 320 bytes are the Properties segment, which defines the card capabilities and cannot be modified by the host. The lower 192 bytes are the Modes segment, which defines the configuration the card is working in. These modes can be changed by the host by means of the SWITCH command.

Propert:	res 2	egment		
Byte	Siz	Type	Name	Field
511-505	7	-	Reserved(1)	-
504	1	R	Supported Command Sets	S_CMD_SET
503-216	288	-	Reserved(1)	-
215-212	4	R	moviNAND only: Sector Count	SEC COUNT
211	1	-	Reserved	-
			Minimum Write Performance for	
210	1	R	8bit @52MHz	MIN_PERF_W_8_52
			Minimum Read Performance for	
209	1	R	8bit @52MHz	MIN_PERF_R_8_52
			Minimum Write Performance for	
208	1	R	8bit @26MHz / 4bit @52MHz	MIN_PERF_W_8_26_4_52
			Minimum Read Performance for	
207	1	R	8bit @26MHz / 4bit @52MHz	MIN_PERF_R_8_26_4_52
			Minimum Write Performance for	
206	1	R	4bit @26MHz	MIN_PERF_W_4_26
			Minimum Read Performance for	
205	1	R	4bit @26MHz	MIN_PERF_R_4_26
204	1	-	Reserved(1)	-
203	1	R	Power Class for 26MHz @ 3.6V	PWR_CL_26_360

```
202
                  Power Class for 52MHz @ 3.6V PWR CL 52 360
201
                  Power Class for 26MHz @ 1.95V PWR CL 26 195
                  Power Class for 52MHz @ 1.95V PWR CL 52 195
200
          1
199-197
          3
                  Reserved(1)
196
             R
                  Card Type
                                                 CARD TYPE
                  Reserved(1)
195
194
             R
                  CSD Structure Version
                                                CSD STRUCTURE
193
          1 -
                  Reserved(1)
192 C0h
         1 R
                  Extended CSD Revision
                                                 EXT CSD REV
Modes Segment
            R/W
                  Command Set
                                                CMD SET
191 BFh
         1
190 BEh
         1 -
                  Reserved(1)
189 BDh
         1
            R0
                  Command Set Revision
                                                CMD SET REV
188 BCh
         1 -
                  Reserved(1)
187 BBh
         1
                  Power Class
                                                POWER CLASS
            R/W
186 BAh
         1 -
                   Reserved(1)
185 B9h
         1
            R/W
                  High Speed Interface Timing
                                                HS TIMING
184 B8h
                  Reserved(1)
         1 WO
                                                 BUS WIDTH
183 B7h
                  Bus Width Mode
182 B6h
             ?
         1 -
181 B5h
                  Reserved
         1 R0
                  moviNAND only: Erased Memory Content
                                                        ERASED MEM CONT
180 B h
180-0 181 -
                  Reserved(a)
```

(a) Reserved(a) bits should read as '0'.

(1) Reserved(1) bits should be probably ZERO, too.

The above table is transferred "most significant first", which does probably mean that it starts with BYTE 0, not with byte 511. ALTHOUGH, the 4-byte SEC_COUNT appears to be LITTLE-ENDIAN?

Note: JEDEC Standard No. 84-A44 contains MANY additional fields in EXT_CSD.

S CMD SET

This field defines which command sets are supported by the card.

- Bit Command Set
- 7-5 Reserved
- 4 moviNAND only: ATA on MMC
- 3 moviNAND only: SecureMCC 2.0
- 2 Content Protection SecureMMC
- 1 SecureMMC
- 9 Standard MMC

SEC_COUNT (moviNAND and newer JEDEC specs only)

The device density is calculated from the register by multiplying the value of the register (sector count) by 512B/sector. The maximum density possible to be indicated is thus 2 Tera bytes (minus 512 bytes) (4,294,967,295 x 512B). The least significant byte (LSB) of the sector count value is the byte [212].

MIN PERF a b ff

These fields defines the overall minimum performance value for the read and write access with different bus width and max clock frequency modes. The value in the register is coded as follows. Other than defined values are illegal.

Table 5-28: R/W Access Performance Value

```
Value Performance
0x00 For Cards not reaching the 2.4MB/s minimum value
0x08 Class A: 2.4MB/s and is the lowest allowed value for MMCplus and
      MMCmobile(16x150kB/s)
0x0A Class B: 3.0MB/s and is the next allowed value (20x150kB/s)
0x0F Class C: 4.5MB/s and is the next allowed value (30x150kB/s)
0x14 Class D: 6.0MB/s and is the next allowed value (40x150kB/s)
0x1E Class E: 9.0MB/s and is the next allowed value (60x150kB/s)
       This is also the highest class which any MMCplus or MMCmobile card
       is needed to support in low bus category operation mode (26MHz with
       4bit data bus).
      A MMCplus or MMCmobile card supporting any higher class than this
       have to support this class also (in low category bus operation mode).
0x28 Class F: Equals 12.0MB/s and is the next allowed value (80x150kB/s)
0x32 Class G: Equals 15.0MB/s and is the next allowed value (100x150kB/s)
0x3C Class H: Equals 18.0MB/s and is the next allowed value (120x150kB/s)
0x46 Class J: Equals 21.0MB/s and is the next allowed value (140x150kB/s)
      This is also the highest class which any MMCplus or MMCmobile card
       is needed to support in mid bus category operation mode (26MHz with
       8bit data bus or 52MHz with 4bit data bus).
       A MMCplus or MMCmobile card supporting any higher class than this
       have to support this Class (in mid category bus operation mode) and
       Class E also (in low category bus operation mode).
0x50 Class K: Equals 24.0MB/s and is the next allowed value (160x150kB/s)
0x64 Class M: Equals 30.0MB/s and is the next allowed value (200x150kB/s)
0x78 Class 0: Equals 36.0MB/s and is the next allowed value (240x150kB/s)
0x8C Class R: Equals 42.0MB/s and is the next allowed value (280x150kB/s)
0xA0 Class T: Equals 48.0MB/s and is the last defined value (320x150kB/s)
```

PWR_CL_ff_vvv

These fields define the supported power classes by the card. By default, the card has to operate at maximum frequency using 1 bit bus configuration, within the default max current consumption, as stated in the table below. If 4 bit/8 bits bus configurations, require increased current consumption, it has to be stated in these registers.

By reading these registers the host can determine the power consumption of the card in different bus modes. Bits [7:4] code the current consumption for the 8 bit bus configuration. Bits [3:0] code the current consumption for the 4 bit bus configuration.

The PWR_52_vvv registers are not defined for 26MHz MultiMediaCards.

Voltage Value Max RMS Current Max Peak Current Remarks

3.6V	0	100 mA	200 mA	Default current
	1	120 mA	220 mA	consumption for
	2	150 mA	250 mA	high voltage cards
	3	180 mA	280 mA	
	4	200 mA	300 mA	
	5	220 mA	320 mA	
	6	250 mA	350 mA	
	7	300 mA	400 mA	
	8	350 mA	450 mA	
	9	400 mA	500 mA	
	10	450 mA	550 mA	
	11-15	Reserved for	future use	
1.95V	0	65 mA	130 mA	Default current
	1	70 mA	140 mA	consumption for
	2	80 mA	160 mA	Dual voltage cards
	3	90 mA	180 mA	(if any, not moviNAND)
	4	100 mA	200 mA	
	5	120 mA	220 mA	
	6	140 mA	240 mA	
	7	160 mA	260 mA	
	8	180 mA	280 mA	
	9	200 mA	300 mA	
	10	250 mA	350 mA	
	6-15	Reserved for	future use	

The measurement for max RMS current is done as average RMS current consumption over a period of 100ms.

Max peak current is defined as absolute max value not to be exceeded at all.

The conditions under which the power classes are defined are:

- Maximum bus frequency
- Maximum operating voltage
- Worst case functional operation
- Worst case environmental parameters (temperature,...)

These registers define the maximum power consumption for any protocol operation in data transfer mode, Ready state and Identification state.

CARD TYPE

This field defines the type of the card. The only currently valid values for this field are 0x01 and 0x03.

- Bit Card Type
- 7-2 Reserved
- High Speed MultiMediaCard @ 52MHz
- High Speed MultiMediaCard @ 26MHz

CSD STRUCTURE

This field is a continuation of the CSD_STRUCTURE field in the CSD register.

CSD_STRUCTURE CSD structure version Valid for System Specification Version

```
0 CSD version No. 1.0 Version 1.0 - 1.2
1 CSD version No. 1.1 Version 1.4 - 2.2
2 CSD version No. 1.2 Version 3.1-3.2-3.31-4.0-4.1-4.2
3 Reserved for future use
4-255 Reserved for future use
```

EXT CSD REV

Defines the fixed parameters. related to the EXT_CSD, according to its revision.

```
EXT_CSD_REV Extended CSD Revision
0 Revision 1.0
1 Revision 1.1
2 Revision 1.2 (moviNAND)
3-255 Reserved
```

CMD SET

Contains the binary code of the command set that is currently active in the card. It is set to '0' (Standard MMC) after power up and can be changed by a SWITCH command.

CMD SET REV

Contains a binary number reflecting the revision of the currently active command set. For Standard MMC command set it is:

```
Code MMC Revisions
0 v4.0
1-255 Reserved
```

This field, though in the Modes segment of the EXT CSD, is read only.

POWER_CLASS

This field contains the 4 bit value of the selected power class for the card. The power classes are defined in Table. The host should be responsible of properly writing this field with the maximum power class it allows the card to use. The card uses this information to, internally, manage the power budget and deliver an optimized performance.

This field is 0 after power-on or software reset.

```
Bits Description
7-4 Reserved
3-0 Card power class code (See Table 5-29)
```

HS TIMING

This field is 0 after power-on, or software reset, thus selecting the backwards compatibility interface timing for the card. If the host writes 1 to this field, the card changes its timing to high speed interface timing (refer to Chapter 5.4.8).

BUS WIDTH

It is set to '0' (1 bit data bus) after power up and can be changed by a SWITCH command.

```
Value Bus Mode

1 bit data bus (MMC, with old 7pin connector)

4 bit data bus (MMCplus, with SD-card-compatible 9pin connector)

8 bit data bus (MMCplus, with special 13pin connector)

Reserved
```

For detecting cards with 4bit/8bit data bus support: Switch the SD/MMC controller to 4bit/8bit modes, and use BUSTEST_W and BUSTEST_R to test if the card sends a proper response, see https://www.mikrocontroller.net/attachment/101561/AN MMCA050419.pdf

Note: The SD/MMC controller in the DSi supports 1bit/4bit modes only (no 8bit mode). For the DSi's onboard eMMC it's safe to assume 4bit being supported, however, external MMC cards do require detecting 4bit support.

ERASED_MEM_CONT (moviNAND) (but, RESERVED in newer JEDEC specs!)

This Field defines the content of an explicitly erased memory range.

```
Value Erased Memory content

00h Erased memory range shall be '0'

01h Erased memory range shall be '1'

02h-FFh Reserved
```

Looks like a mis-definition, since value 00h should have been kept reserved for cards that do not specify whether they set erased bits to 0 or 1.

DSi SD/MMC Protocol: RCA Register (16bit Relative Card Address)

The RCA was intended for connecting multiple cards to the same host, possibly even sharing the same signal wires for multiple cards. The multi-card feature isn't used to often though.

Most hosts are having only a single card slot. And, hosts that <do> support multiple cards may use separate busses and even separate controllers for each card (eg. Nintendo DSi is doing so for onboard NAND and external SD slot).

However, even single-card systems will need to obtain a "dummy" RCA, and use that RCA value for selecting the card.

The only exception is SPI mode: SPI isn't using RCA, and doesn't support RCA commands at all - instead, in SPI mode, the cards are selected via /CS signal (which may include multiple /CS signals for multiple cards).

CMD3 - SD - GET_RELATIVE_ADDR (type=bcr)

```
Parameter bits:
 31-0 stuff bits
Response: R6:
 47
          Start Bit (0)
 46
         Transmission To Host (0)
                                                         ; 1st byte
 45 - 40
         Command (the 6bit CMD being responded to)
 39-24
         New published RCA of the card ;-16bit
                                                        ;-2nd..3th byte
 23-22
         CSR Card Status, bit 23-22
                                          ;\
                                                        ; 4nd..5th byte
 21
         CSR Card Status, bit 19
                                          ; 16bit
         CSR Card Status, bit 12-0
 20-8
```

```
7-1 CRC7 ;\6th byte 0 End Bit (1) ;/
```

Ask the card to publish a new relative address (RCA).

Dunno how this is intended to work with multiple cards. The goal should be to assign <different> RCAs to each card. The command should be probably repeatedly used until all cards respond with different RCAs. This would require the cards to contain some sort of analog random generator - or maybe to use the CID register as random seed (the CID seems to contain unique serial numbers per card)?

CMD3 - MMC - SET_RELATIVE_ADDR (type=ac)

Parameter bits: 31-16 RCA 15-0 stuff bits

Response: R1

Assigns an RCA value TO the card (ie. the opposite of CMD3 on SD Cards).

Dunno how this is intended to work with multiple cards. The goal should be to assign different RCAs to each card. But actually, the command appears to assign the same RCA to all cards?

CMD7 - SD/MMC - SELECT_DESELECT_CARD (type=ac) ;actually: (type=bcr)

Parameter bits:

31-16 RCA

15-0 stuff bits

Response: R1b (only from the selected card)

Additional Data Transfer (from card): Busy signal for "R1b" response

Command toggles a card between the stand-by and transfer states or between the programming and disconnect states. In both cases, the card is selected by its own relative address and gets deselected by any other address; address 0 deselects all.

In the case that the RCA equals 0, then the host may do one of the following:

- Use other RCA number to perform card de-selection.
- Re-send CMD3 to change its RCA number to other than 0 and then use CMD7 with RCA=0 for card deselection.

CMD5 - MMC - SLEEP AWAKE (type=ac)

Parameter bits:

31-16 RCA

15 Sleep/Awake flag (0=Awake/stby, 1=Sleep/slp)

14-0 stuff bits

Response: R1b

RCA register

The writable 16-bit relative card address register carries the card address that is published by the card during the card identification. This address is used for the addressed host-card communication after the card identification procedure. The default value of the RCA register is 0000h. The value 0000h is reserved to set all cards into the Stand-by State with CMD7.

In UHS-II mode, Node ID is used as RCA. Refer to SD-TRAN Section of UHS-II Addendum for more details.

Note

Commands GET_CSD, GET_CID, APP_CMD, GO_INACTIVE_STATE, and GET_STATUS allow/require to specify RCA in parameter field. Other commands are either processed by all cards (broadcast commands), or processed only be cards that have been previously selected via CMD7 (most normal commands).

Broadcast Commands

```
CMD0
         sd/mmc spi GO IDLE STATE (type=bc)
         sd/mmc
                   ALL GET CID (type=bcr)
CMD2
                   GET_RELATIVE_ADDR_(type=bcr)
CMD3
                   SET_DSR (type=bc)
CMD4
         sd/mmc
        sd/mmc
                   SELECT DESELECT CARD (type=ac) ;actually: (type=bcr)
CMD7
               spi SET IF COND (type=bcr)
CMD8
               spi SD SEND OP COND (type=bcr) ;SPI: reduced functionality
ACMD41
         sd
```

Some broadcast commands are sending responses.

SD specs are suggesting to use separate CMD lines for each card (so the host would broadcast the same command on all CMD lines, and would receive separate responses in parallel from each CMD line).

MMC cards are said to support open-collector CMD lines (so responses from separate cards would be logically ORed, though, dunno what that would be good for).

DSi SD/MMC Protocol: DSR Register (16bit Driver Stage Register) (Optional)

CMD4 - SD/MMC - SET_DSR (type=bc)

Parameter bits: 31-16 DSR 15-0 stuff bits

Response: N/A

Programs the DSR of all cards.

DSR register (Optional)

The 16-bit driver stage register is described in detail in Chapter 0 (uh, where?). It can be optionally used to improve the bus performance for extended operating conditions (depending on parameters like bus length, transfer rate or number of cards). The CSD register carries the information about the DSR register usage. The default value of the DSR register is 0404h.

DSi SD/MMC Protocol: SCR Register (64bit SD Card Configuration Register)

ACMD51 - SD - SPI - GET SCR (type=adtc)

31-0 stuff bits

Response: R1

Additional Data Transfer (from card):

63-0 SCR Register (8bytes, aka 64bit)

SD Configuration Register (SCR)

In addition to the CSD register, there is another configuration register named SD CARD Configuration Register (SCR). SCR provides information on the SD Memory Card's special features that were configured into the given card. The size of SCR register is 64 bits. This register shall be set in the factory by the SD Memory Card manufacturer.

Bit Siz	Тур	Description	Field	;common
63-60 4	R	SCR Structure	SCR STRUCTURE	;\00h or
59-56 4	R	SD Memory Card - Spec. Version	SD SPEC	;/01h
55 1	R	data_status_after erases	DATA_STAT_AFTER_ERASE	;\
54-52 3	R	CPRM Security Support	SD_SECURITY	; A5h
51-48 4	R	DAT Bus widths supported	SD_BUS_WIDTHS	;/
47 1	R	Spec. Version 3.00 or higher	SD_SPEC3	;\
46-43 4	R	Extended Security Support	EX_SECURITY	; 0000h
42 1	R	Spec. Version 4.00 or higher	SD_SPEC4	;
41-36 6	R	Reserved	-	;
35-32 4	R	Command Support bits	CMD_SUPPORT	;/
31-0 32	R	reserved for manufacturer usage	-	;-var

SCR Register Structure Version

SCR_STRUCTURE SCR Structure Version SD Physical Layer Specification Version 00h SCR version 1.0 Version 1.01-4.00

01h..0Fh reserved

Note: SD SPEC is used to indicate SCR Structure Version instead of this field.

SD SPEC, SD SPEC3, SD SPEC4

The Physical Layer Specification Version is indicated in combination with SD_SPEC, SD_SPEC3 and SD_SPEC4 as described Table 5-19.

SD_SPEC3 SD_SPEC3 SD_SPEC4 Physical Layer Specification Version Number

SD_SPEC	SD_SPEC3	SD_SPEC4	Physical Layer Specif
0 _	0 _	0 _	Version 1.0 and 1.01
1	0	0	Version 1.10
2	0	0	Version 2.00
2	1	0	Version 3.0X
2	1	1	Version 4.XX
(Others		Reserved

- (1) Version 2.00 hosts do not recognize SD_SPEC3 and SD_SPEC4.
- (2) Version 3.00 hosts do not recognize SD SPEC4.

Hosts recognize Physical Layer Specification Version shall also recognize including future version. Next version will be defined in SD SPEC field.

The card manufacturer determines SD_SPEC value by conditions indicated below. All conditions shall be satisfied for each version. The other combination of conditions is not allowed.

Essential conditions to indicate Version 1.01 Card (SD SPEC=0, SD SPEC3=0 and SD SPEC4=0): (1) The card does not support CMD6 (2) The card does not support CMD8 (3) User area capacity shall be up to 2GB Essential conditions to indicate Version 1.10 Card (SD SPEC=1, SD SPEC3=0 and SD SPEC4=0): (1) The card shall support CMD6 (2) The card does not support CMD8 (3) User area capacity shall be up to 2GB Essential conditions to indicate Version 2.00 Card (SD SPEC=2, SD SPEC3=0 and SD SPEC4=0): (1) The card shall support CMD6 (2) The card shall support CMD8 (3) The card shall support CMD42 (4) User area capacity shall be up to 2GB (SDSC) or 32GB (SDHC) (5) Speed Class shall be supported (SDHC) Essential conditions to indicate Version 3.00 Card (SD SPEC=2, SD SPEC3=1 and SD SPEC4=0): (1) The card shall support CMD6 (2) The card shall support CMD8 (3) The card shall support CMD42 (4) User area capacity shall be up to 2GB (SDSC) or 32GB (SDHC) User area capacity shall be more than or equal to 32GB and up to 2TB (SDXC) (5) Speed Class shall be supported (SDHC or SDXC) Optional conditions to indicate Version 3.00 Card: A card supports any of following functions shall satisfy essential conditions of Version 3.00 Card (1) Speed Class supported under the conditions defined in Version 3.00 (2) UHS-I supported card (3) CMD23 supported card Essential conditions to indicate Version 4.XX Card (SD SPEC=2, SD SPEC3=1 and SD SPEC4=1): (1) Same as the essential conditions of Version 3.00 device (2) Support any of additional functions defined by Version 4.XX: Followings functions (a) to (c) are defined by Version 4.00. (a) Support of CMD48 and CMD49 (b) Support of UHS-II mode (c) Support of DPS (Data Protection System) Followings functions (d) to (f) are defined by Version 4.10. (d) Support of CMD58 and CMD59 (e) Support of Power Management Functions

(f) Support of Speed Grade 1 for UHS-II mode

The requirements of supporting commands mentioned above are for the optional commands, the support of which depends on versions (SD_SPEC, SD_SPEC3 and SD_SPEC4). Refer to Table 4-21 (and Notes below the table) about the mandatory and optional commands in the card.

DATA STAT AFTER ERASE

Defines the data status after erase, whether it is 0 or 1 (the status is card vendor dependent).

SD SECURITY

This field indicates CPRM Security Specification Version for each capacity card. The definition of Protected Area is different in each capacity card.

```
00h
                No Security
 01h
                Not Used
                SDSC Card (CPRM Security Version 1.01)
 02h
                SDHC Card (CPRM Security Version 2.00)
 03h
                SDXC Card (CPRM Security Version 3.xx)
 04h
 05h-07h
                Reserved
The basic rule of setting this field:
 SDSC Card sets this field to 2 (Version 1.01).
 SDHC Card sets this field to 3 (Version 2.00).
 SDXC Card sets this field to 4 (Version 3.xx).
```

Note that it is mandatory for a regular writable SD Memory Card to support Security Protocol. For ROM (Read Only) and OTP (One Time Programmable) types of the SD Memory Card, the security feature is optional.

SD BUS WIDTHS

Describes all the DAT bus widths that are supported by this card.

```
Bit 3 Reserved
Bit 2 4 bit (DAT0-3)
Bit 1 Reserved
Bit 0 1 bit (DAT0)
```

Since the SD Memory Card shall support at least the two bus modes 1-bit or 4-bit width, then any SD Card shall set at least bits 0 and 2 (SD BUS WIDTH="0101").

EX SECURITY

This field indicates Extended Security which is defined by the Part A4 Data Protection System Specification Version 1.00 or will be defined by a later version of the Part 3 Security Specification Version 3.00.

```
00h Extended Security is not supported.
01h..0Fh Extended Security is supported. SCR[44-43] is defined by the Part A4 Data Protection System Specification. SCR[46-45] is reserved for future extension.
```

CMD_SUPPORT

Support bit of new commands are defined to Bit 33-32 (uh, 35-32?) of SCR.

```
Bit Supported Command
                                      Command CCC Remark
 35 Extension Register Multi-Block CMD58/59 11
                                                    Optional.
 34 Extension Register Single Block CMD48/49 11
                                                    Optional.
 33 Set Block Count
                                      CMD23
                                                    Mandatory for UHS104 card
 32 Speed Class Control
                                      CMD20
                                               2,4 Mandatory for SDXC card
If CMD58/59 is supported, then CMD48/49 shall be also supported.
```

DSi SD/MMC Protocol: PWD Register (128bit Password plus 8bit Password len)

CMD40 - SD - Defined by DPS Spec (Data Protection System) (type=adtc)

Defined by DPS Spec.

Response: R1

Additional Data Transfer (to/from whatever):

Single block read type. Intended to read whatever "public" data, which is available even if the card is locked.

```
CMD42 - SD/MMC (SD v2.00 and up) - SPI - LOCK UNLOCK (type=adtc)
```

```
31-0 Reserved bits (0)
Response: R1 (MMC: R1b?)
```

MMC?: Additional Data Transfer (from card): Busy signal for "R1b" response

Additional Data Transfer (to card):

```
Note: Before using this command, the size of the following data block (ie.
      "1st..Nth/Extra" byte) must be set via SET BLOCKLEN command (CMD16).
1st byte: Flags
  Bit7-4 Reserved (0)
                    Force Erase (1=Erase WHOLE CARD and clear password)
         ERASE
  Bit3
  Bit1
         LOCK UNLOCK Lock card (0=Unlock, 1=Lock) (default on power up: Lock)
                   Clears password (0=no, 1=yes)
        CLR PWD
  Bit1
  Bit0
         SET PWD
                    Set new password (0=no, 1=yes)
2nd byte: PWDS LEN Length of the Password(s) in bytes ("3rd..Nth" byte)
3rd..Nth byte: Password (old password, if SET PWD: followed by new password)
Extra byte: Alignment padding (only in DDR50 mode, if above is odd num bytes)
```

Used to set/clear the password (=to change the password), or to lock/unlock the card (=to log out/log in). If the password exists, then the default state on powerup is Locked (user is logged out).

In locked state, the card will accept only "Basic Commands" (class 0), plus CMD16,40,42, plus ACMD41,42. Observe that this will prevent some initialization commands (for example, switching to 4bit bus via SET BUS WIDTH (ACMD6) isn't possible on locked cards).

The password is stored in a 128bit PWD register, so password can be max 16 bytes long. The PWDS LEN value can be max 32 bytes (when sending old+new password). The length of the current/old password is stored in an 8bit PWD LEN register (though due to the above limit, that "8bit" value can be in range 0..16 only; PWD LEN=0 means that there is no password, which is somewhat equivalent to what happens when setting the CLR PWD bit?).

PWD Notes:

Related CSR status bits are: CARD_IS_LOCKED and LOCK_UNLOCK_FAILED. Presence of the locking feature is indicated by the CCC "class 7" bit in CSD register.

Many SD cards are internally containing separate controller and memory chips, so it might be quite easy to bypass the locking by desoldering one of those chips.

DSi SD/MMC Protocol: State

SD/MMC State

The "state" is an important SD/MMC feature to deal with - most commands can be send only in certain states:

For normal operation, the card should be in "tran" state (and it may then temporarily switch to "data/rcv/prg" states during read/write/erase commands). For initialization, the card should be first forced to "idle" state, and the init commands should then go through "ready/ident/stby" states, until finally reaching "tran" state.

Less important states are "dis/ina", and, on MMC only, "btst/slp/irq" and "pre-idle".

Both SD and MMC specs are leaving state undocumented for SPI mode (meaning that SPI specific commands like CMD58/CMD59 are supported only in "unknown" state).

SD Card State Transition Table

Commar	nd old state>									
DONE										
class	0									
CMD0	GO_IDLE_STATE	ok	idle idle	idle	idle	idle	idle	idle	idle	
CMD2	ALL_SEND_CID		ident							
CMD3	SEND RELATIVE ADDR		stby	ok						
CMD4	SET_DSR			ok						
CMD7	SELECT_DESELECT_CARD									
	card is addressed									
	card is not addr.									
CMD8	SEND_IF_COND									
CMD9	SEND_CSD									
CMD10	SEND_CID			ok						
CMD11	VOLTAGE_SWITCH		ok							
CMD12	STOP_TRANSMISSION					tran	prg			
CMD13	SEND_STATUS					ok	ok	ok	ok	
CMD15	GO_INACTIVE_STATE			ina	ina	ina	ina	ina	ina	
class										
	SET_BLOCKLEN									
CMD17	READ_SINGLE_BLOCK									
CMD18	READ_MULTIPLE_BLOCK				data					

CMD19 SEND_TUNING_BLOCK CMD20 SPEED_CLASS_CONTROL			 	data					
CMD20 SPEED_CLASS_CONTROL			 	prg					
CMD23			 	ok					
class 4				-1.					
CMD16 SET_BLOCKLEN (2) CMD20 SPEED CLASS CONTROL(2)									
CMD20 SPEED_CLASS_CONTROL(2)			 	prg					
CMD24 WRITE BLOCK			 	rcv					
CMD25 WRITE_MULTIPLE_BLOCK			 	rcv					
CMD27 PROGRAM CSD			 	rcv					
class 6									
			 	prg					
CMD29 CLR_WRITE_PR0T			 	prg					
CMD30 SEND_WRITE_PROT			 	data					
class 5									
CMD32 ERASE_WR_BLK_START									
CMD33 ERASE_WR_BLK_END									
CMD38 ERASE			 	prg					
<pre>class 7 CMD40 Read Block (DPS Spec)</pre>				data					
CMD42 LOCK_UNLOCK			 	uala					
class 8			 	ıcv					
CMD55 APP CMD	οk		 οk	ok	οk	οk	ok	οk	
CMD56 GEN CMD, RD/WR=0			 	rcv					
GEN CMD, RD/WR=1			 	data					
ACMD6 SET_BUS_WIDTH			 	ok					
ACMD13 SD_STATUS									
ACMD22 SEND_NUM_WR_BLOCKS			 	data					
ACMD23 SET_WR_BLK_ERASE_CO.			 	ok					
ACMD41 SD_SEND_OP_COND									
OCR check is OK	roads	/							
and card is not busy OCR check is OK	ready	/	 						
and card is busy(2)	ok		 						
OCR check fails	•								
OCR check fails									
query mode	ina		 						
query mode ACMD42 SET_CLR_CARD_DETECT	ina		 	ok					
query mode	ina		 	ok					
query mode ACMD42 SET_CLR_CARD_DETECT ACMD51 SEND_SCR class 9 class 10 (1)	ina		 	ok data					
query mode ACMD42 SET_CLR_CARD_DETECT ACMD51 SEND_SCR class 9 class 10 (1) CMD6 SWITCH_FUNC	ina		 	ok data					
query mode ACMD42 SET_CLR_CARD_DETECT ACMD51 SEND_SCR class 9 class 10 (1) CMD6 SWITCH_FUNC class 11	ina 		 	ok data data					
query mode ACMD42 SET_CLR_CARD_DETECT ACMD51 SEND_SCR class 9 class 10 (1) CMD6 SWITCH_FUNC class 11 CMD48 READ_EXTR_SINGLE	ina 		 	ok data data data					
query mode ACMD42 SET_CLR_CARD_DETECT ACMD51 SEND_SCR class 9 class 10 (1) CMD6 SWITCH_FUNC class 11 CMD48 READ_EXTR_SINGLE CMD49 WRITE_EXTR_SINGLE	ina		 	ok data data data rcv					
query mode ACMD42 SET_CLR_CARD_DETECT ACMD51 SEND_SCR class 9 class 10 (1) CMD6 SWITCH_FUNC class 11 CMD48 READ_EXTR_SINGLE	ina		 	ok data data data rcv					

```
CMD59 WRITE EXTR MULTI
                          ---- rcv ---- ----
 ACMD14-16
                      Refer to DPS Specification (class 8)
 ACMD28
                      Refer to DPS Specification (class 8)
 ACMD18, 25, 26, 38,
                      Refer to the "Part3 Security Specification" for
 43,44,45,46,47,48,49
                      information about the SD Security Features (class 8)
 CMD52 - CMD54
                      Refer to the "SDIO Card Specification" (class 9)
 CMD21
                      Refer to DPS Specification (class 11)
                      Refer to each command system specification (class 10)
 CMD34-37.50.57
                      reserved (class 11)
 CMD41, CMD43-47
                      reserved for manufacturer (class 11)
 CMD60...CMD63
 SPI Mode
 CMD1 SEND OP COND
                      SPI-only
 CMD58 READ OCR
                      SPI-only
 CMD59 CRC ON OFF
                      SPI-only
Note (1): Class 10 commands were defined in Version 1.10.
Note (2): Card returns busy in case of following:
 - Card executes internal initialization process
 - When HCS in the argument is set to 0 to SDHC or SDXC Card.
The state transitions of the SD Memory Card application-specific commands are given under Class 8, above.
 ---- command is treated as illegal command
      command is accepted, and card stays in SAME state
 ok
      command is accepted, and card switches to "xxx" state
 XXX
MMC Card State Transition Table (JEDEC)
            old state --> idl rdy idt stb trn dta tst rcv prg dis ina slp irg
 Command
 Class Independent
                        --- --- sth
 ERR CRC error
 ERR command not supported--- --- sth
 Class 0
 CMD0 (arg=00000000h)
                        ok idl idl idl idl idl idl idl --- idl stb
      GO IDLE STATE
 CMD0 (arg=F0F0F0F0h)
                        pre pre pre pre pre pre pre pre pre --- pre stb
       GO PRE IDLE STATE
 CMD0 (arg=FFFFFFFAh)
                        initiate alternative boot operation
       BOOT INITIATION
 CMD1 SEND OP COND
                        rdy --- --- stb
       card VDD range ok
                        ok --- --- stb
       card is busy
      card VDD range bad ina --- --- sth
 CMD2 ALL SEND CID
                        --- idt --- --- stb
       card wins bus
                        --- ok --- --- stb
       card loses bus
 CMD3 SET RELATIVE ADDR --- stb --- --- stb
```

CMD4	SET_DSR									
CMD5	SLEEP_AWAKE								stb	
CMD6	SWITCH				 prg	 	 		 	stb
CMD7	SELECT_DESELECT_CAR									_
	card is addressed									
	card is not addr.									
CMD8	SEND_EXT_CSD									
CMD9	SEND_CSD									
	SEND_CID									
	STOP_TRANSMISSION									
	SEND_STATUS									
	BUSTEST_R									
	GO_INACTIVE_STATE									
	BUSTEST_W				 τςτ	 	 		 	STD
Class					4+~					c+b
Class	READ_DAT_UNTIL_STOP				 uta	 	 		 	SLD
	SET BLOCKLEN				ماد					c+h
	READ SINGLE BLOCK				 4+ <i>></i>	 	 		 	c+h
CMD17	READ MULTIPLE BLOCK									
	SET BLOCK COUNT									
Class					 UK	 	 		 	3 ()
	WRITE_DAT_UNTIL_STO	D			 rcv	 	 		 	cth
Class		•			1 C V					3 ()
	SET BLOCKLEN	SEE	cla	ss 2						
	SET BLOCK COUNT		cla							
	WRITE BLOCK				 rcv	 	 rcv1	1	 	stb
	WRITE MULTIPLE BL.									
	PROGRĀM CID									
	PROGRAM CSD									
Class	<u>—</u>									
CMD28	SET WRITE PROT				 prg	 	 		 	stb
CMD29	CLR_WRITE_PROT				 prg	 	 		 	stb
	SEND_WRITE_PROT				 dta	 	 		 	stb
CMD31	SEND_WRITE_PROT_TYP	E			 dta	 	 		 	stb
Class	_									
	ERASE_GROUP_START									
CMD36	ERASE_GROUP_END									
	ERASE				 prg	 	 		 	stb
Class			_							
	SET_BLOCKLEN		cla							
	LOCK_UNLOCK				 rcv	 	 		 	stb
Class										
	APP_CMD									
CMD56	GEN_CMD, RD/WR=0				 rcv	 	 		 	stb

```
GEN CMD, RD/WR=1 --- --- dta --- --- sth
Class 9
                 --- --- ok --- --- stb
CMD39 FAST IO
CMD40 GO_IRQ_STATE
                   --- --- irg --- --- stb
Class 10-11
CMD41, CMD43..CMD54
                   Reserved
CMD57..CMD59
                   Reserved
CMD60..CMD63
                   Reserved for Manufacturer
SPI Mode
CMD58 READ OCR
                   SPI-only
CMD59 CRC ON OFF
                   SPI-only
```

NOTE 1. Due to legacy considerations, a card may treat CMD24/25 during a prg state_while busy is active_as a legal or an illegal command. A card that treats CMD24/25 during a prg-state_while busy is active_as an illegal command will not change its state to the rcv state. A host should not send CMD24/25 while the card is in prg state and busy is active.

NOTE 2. Due to legacy considerations, a card may treat CMD24/25 during a prg state_while busy is active_as a legal or an illegal command. A card that treats CMD24/25 during a prg state_while busy is active_as an illegal command will not change its state to the rcv state. A host should not send CMD24/25 while the card is in prg state and busy is active.

NOTE 3. As there is no way to obtain state information in boot mode, boot-mode states are not shown in this table.

```
pre Pre-idle
idl idle
rdy ready
idt ident
stb stby
trn tran
dta data
tst btst
```

DSi SD/MMC Protocol: Signals

XXX

SD Mode 1-bit data transfer mode

SD Mode 4-bit data transfer mode

```
__ start bit __ checksum bits (CRC-CCITT)
```

DSi SDIO Special SDIO Commands

CMD52 - SDIO: IO RW DIRECT

```
Read/write single byte. Mostly used for detection/configuration via SDIO Function 0 commands.
 31
         R/W Flag
                                (0=Read, 1=Write)
 30-28 Function Number (3bit)
         Read-after-write (RAW) Flag (if Bit31=1=Write, and Bit27=1)
 27
 26
         Stuff (unspecified, should be probably 0, but is 1 on DSi)
 25-9
        Register Address (17bit)
         Stuff (unspecified, should be probably 0, but is 1 on DSi)
 8
        Write Data (8bit), or Stuff bits (for read)
 7 - 0
SD Mode Response: R5:
 47
         Start Bit (0)
                                                        ; 1st byte
 46
         Transmission To Host (0)
         Command (the 6bit CMD being responded to)
 45 - 40
 39-24
         Stuff Bits
                                                        ;-2nd..3rd byte
         Response Flags
 23-16
                                                        ;-4th byte
          7 COM CRC ERROR
             ILLEGAL COMMAND
           5-4 IO CURRENT STATE (0=dis, 1=cmd, 2=trn(cmd53), 3=rfu)
           3 ERROR
           2 RFU (reserved for future use)
             INVALID FUNCTION NUMBER
              OUT OF RANGE
 15-8
          Read or Write Data (8bit)
                                                        ;-5th byte
 7 - 1
          CRC7
                                                        ;\6th byte
 0
          End Bit (1)
SPI Mode Response: R5:
 8bit modified R1 response
           7 start bit (0)
           6 parameter error
                                    (0=okay, 1=error)
           5 RFU (0)
           4 function number error (0=okay, 1=error)
           3 COM CRC error
                                    (0=okay, 1=error)
```

```
2 illegal command
                                    (0=okay, 1=error)
           1 RFU (0)
           0 in idle state
                                    (0=no, 1=idle)
 8bit Read or Write Data
CMD53 - SDIO: IO RW EXTENDED
Mostly used for actual command/data transfers via SDIO Function 1 commands.
                                (0=Read, 1=Write)
 31
         R/W Flag
 30-28 Function Number (3bit) (0=CIA)
 27
         Block Mode
                                (0=Bvtes, 1=Blocks/optional)
 26
         OP Code
                                (0=Fixed Address, 1=Incrementing Address)
 25-9
        Register Address (17bit)
         Byte/Block Count (9bit) (1..511) (0=512 Bytes, or 0=Infinite Blocks)
 8-0
Response: R5: Same as for CMD52 (with 8bit data = 00h)
Data Transfer:
 For Byte Mode: Similar to CMD17/CMD24 (single block)
 For Block Mode: Similar to CMD18/CMD25 (multiple block)
 For Block Mode: CMD52:STOP TRANSMISSION only needed if using "InfiniteBlocks"
CMD5 - SPI - SDIO: IO SEND OP COND
Similar to SD Memory Card's ACMD41.
 31-25 stuff bits (0)
 24
         Switching to 1.8V Request (S18R)
 23
         I/O OCR VDD Voltage Window 3.5V-3.6V
 22
        I/O OCR VDD Voltage Window 3.4V-3.5V
 21
        I/O OCR VDD Voltage Window 3.3V-3.4V
 20
         I/O OCR VDD Voltage Window 3.2V-3.3V
 19
         I/O OCR VDD Voltage Window 3.1V-3.2V
 18
         I/O OCR VDD Voltage Window 3.0V-3.1V
 17
        I/O OCR VDD Voltage Window 2.9V-3.0V
         I/O OCR VDD Voltage Window 2.8V-2.9V
 16
        I/O OCR VDD Voltage Window 2.7V-2.8V
 15
        I/O OCR VDD Voltage Window 2.6V-2.7V
 14
 13
         I/O OCR VDD Voltage Window 2.5V-2.6V
 12
         I/O OCR VDD Voltage Window 2.4V-2.5V
 11
        I/O OCR VDD Voltage Window 2.3V-2.4V
 10
         I/O OCR VDD Voltage Window 2.2V-2.3V
        I/O OCR VDD Voltage Window 2.1V-2.2V
        I/O OCR VDD Voltage Window 2.0V-2.1V
 7-4
         I/O OCR VDD Voltage Window Reserved
        I/O OCR VDD Voltage Window Reserved
 3-0
SD Mode Response: R4:
```

;\

47

Start Bit (0)

```
Transmission To Host (0)
                                                       ; 1st byte
 46
 45-40
        Reserved (111111) (instead of Command value)
  39
         Card is ready to operate after init
                                                       ;\
  38-36 Number of I/O Functions
 35
         Memory Present
                                                        2nd byte
 34-33 Stuff bits (0)
         Switching to 1.8V Accepted (S18R) (not SPI)
 32
 31-8 I/O OCR (24bit)
                                                       ;-3rd..5th byte
 7-1
        Reserved (111111) (instead of CRC7)
                                                       :\6th bvte
 0
         End Bit (1)
                                                       ;/
SPI Mode Response: R4:
        modified R1 Response
 8bit
          7 start bit (0)
           6 parameter error
                                    (0=okay, 1=error)
           5 RFU (0)
          4 function number error (0=okay, 1=error)
           3 COM CRC error
                                   (0=okay, 1=error)
           2 illegal command
                                   (0=okay, 1=error)
          1 RFU (0)
           0 in idle state
                                   (0=no, 1=idle)
 32bit same as SD Response bit39-8 (but without S18R bit)
```

DSi SDIO Wifi Init

Related required registers/bits are:

- SCFG EXT7.bit19 needed for SDIO controller (else 4004Axxh-4004Bxxh disabled)
- SCFG CLK7.bit??? maybe SDIO clock enable somewhere here?
- SCFG WL.bit0 probably needed, too
- GPIO WIFI.bit8 needed for AR6013G chips (else SDIO Function 1 fails)
- BPTWL[30h] needed for LED and SDIO (else SDIO fails badly)
- RTC.FOUT pin as configured by firmware (else WMI commands/events fail)

DSi init sequence is trying to send one CMD52 command first; if that fails, then the DSi is sending several CMD5's, followed by CMD3+CMD7.

SDIO State

```
Command
                      ini stb cmd trn ina
CMD3 SET RELATIVE ADDR stb ok
CMD5 IO SEND OP COND
                      ok
      ocr bad
                      ina
CMD7 SELECT CARD
                                ok
                           cmd
     DESELECT CARD
                       --- ok
                                stb
CMD15 GO INACTĪVE STATE ina ina ina
CMD52 IO RW DIRECT
                                ok
                                     (cmd)---
CMD53 IO RW EXTENDED
                                trn
```

Note: In CMD52, state "dis" can mean state "ini", "stb", "ina" (though, theoretically CMD52 cannot be used in that states, so one should never see the "dis" state at all).

More SD commands that are (occassionally) used for SDIO

```
CMD0 GO_IDLE_STATE for entering SPI mode only (but does NOT reset SDIO)
CMD8 SEND_IF_COND optional for SDHC/SDXC
CMD11 VOLTAGE_SWITCH optional for UHS-I
CMD19 SEND_TUNING_BLOCK optional for UHS-I
CMD59 CRC_ON_OFF spi-only
```

Moreover a combo card (a SDIO device with built-in SD memory card) may implement various SD commands; these commands will affect only the SD memory card side, not the SDIO device).

SDIO doesn't have CID or CSD registers, nor commands for STOP_TRANSMISSION, SET_BUSWIDTH, or SET_BLOCKLEN (but CMD52 can do equivalent stuff via SDIO Function 0 registers).

I/O Commands for MMC

```
CMD39 - MMCIO: FAST IO (type=ac)
  31-16 RCA
        Register Write Flag
  15
  14-8 Register Address
        Register Data
  7 - 0
MMC Response: R4:
         Start Bit (0)
  47
         Transmission To Host (0)
                                                       ; 1st byte
  46
         Command (the 6bit CMD being responded to)
  45 - 40
                                                       ;-2nd..3rd byte
  39-24
         RCA
         Status (0=Bad, 1=Successful)
                                                       ;\4th byte
  23
         Register Address
  22-16
                                                       ;-5th byte
  15-8
         Read Register Contents
  7-1
         CRC7
                                                       ;\6th byte
  0
         End Bit (1)
CMD40 - MMCIO: GO IRQ STATE (type=bcr)
        Stuff Bits
  31-0
MMC Response: R5:
         Start Bit (0)
  47
                                                       ; 1st byte
  46
         Transmission To Host (0)
         Command (the 6bit CMD being responded to)
  45-40
                                                       ;-2nd..3rd byte
  39-24
         RCA
         Not defined (may be used for IRQ data)
                                                       ;-4th..5th byte
  23-8
  7-1
         CRC7
                                                       ;\6th byte
         End Bit (1)
```

DSi SDIO Memory and I/O Maps

```
Function 0 - Common I/O Area (CIA)
  0:00000h..000FFh Card Common Control Registers (CCCR)
  0:00100h..001FFh Function Basic Registers (FBR) for Function 1
  0:00200h..002FFh Function Basic Registers (FBR) for Function 2
  0:00300h..003FFh Function Basic Registers (FBR) for Function 3
  0:00400h..004FFh Function Basic Registers (FBR) for Function 4
  0:00500h..005FFh Function Basic Registers (FBR) for Function 5
  0:00600h..006FFh Function Basic Registers (FBR) for Function 6
  0:00700h..007FFh Function Basic Registers (FBR) for Function 7
  0:00800h..00FFFh Reserved for Future
  0:01000h..17FFFh Card Information Structures (Common CIS and Func 1-7 CIS)
  0:18000h..1FFFFh Reserved for Future
Function 1..7 - Function specific Register Space
  n:00000h..1FFFFh Registers (seven 128K spaces, one for each function)
Code Storage Area (CSA) (optional, R or R/W)
 CSA:00000h..FFFFFh 16Mbvte FAT12/FAT16 (accessed indirectly via "Window")
Card Common Control Registers (CCCR)
  0:00000h 2
              CCCR: Revision (R)
              CCCR: I/O Function Enable/Ready (R/W)
  0:00002h 2
  0:00004h 2
              CCCR: Interrupt Enable/Pending (R/W)
  0:00006h 1
              CCCR: I/O Abort (W)
              CCCR: Bus Interface Control (R/W)
  0:00007h 1
              CCCR: Card Capability
  0:00008h 1
              CCCR: Common CIS Pointer, Lo/Mid/Hi
  0:00009h 3
              CCCR: Bus Suspend
  0:0000Ch 1
              CCCR: Function Select (R/W)
  0:0000Dh 1
              CCCR: Exec/Ready Flags (R)
  0:0000Eh 2
  0:00010h 2 CCCR: CMD53 Block Size for Function 0, Lo/Hi (R/W)
  0:00012h 1
              CCCR: Power Control
  0:00013h 2 CCCR: Bus Speed Select
              CCCR: Driver Strength
  0:00015h 1
  0:00016h 1
              CCCR: Interrupt Extension
  0:00017h D9h CCCR: Reserved for Future
  0:000F0h 10h CCCR: Reserved for Vendors
```

Function Basic Registers (FBR) for Function n (n=1..7)

```
0:00n00h 1
             FBR(n): Misc
0:00n01h 1
             FBR(n): Extended standard SDIO Function interface code
0:00n02h 1
             FBR(n): Misc
             FBR(n): Reserved for Future
0:00n02h 7
             FBR(n): Pointer to Card Information Structure (CIS), Lo/Mid/Hi
0:00n09h 3
             FBR(n): Code Storage Area (CSA) Address, Lo/Mid/Hi
0:00n0Ch 3
0:00n0Fh 1
            FBR(n): Code Storage Area (CSA) Data "Window"
             FBR(n): CMD53 Block Size for Function n, Lo/Hi
0:00n10h 2
0:00n12h EEh FBR(n): Reserved for Future
```

DSi SDIO Common Control Registers (CCCR)

```
0:00000h - CCCR: Revision (R)
 0-3 CCCR/FBR Format Version
                                   (0=v1.00, 1=v1.10, 2=v2.00, 3=v3.00) (R)
       SDIO Spec Version (0=v1.00, 1=v1.10, 2=v1.20, 3=v2.00, 4=v3.00) (R)
                                (0=v1.01, 1=v1.10, 2=v2.00, 3=v3.0x) (R)
 8-11 SD Physical Layer Spec
 12-15 Reserved for Future
                                                                        (-)
0:00002h - CCCR: I/O Function Enable/Ready (R/W)
       Reserved for Future
 1-7 SDIO Function 1..7 Enable Flags
                                                  (0=Disable, 1=Enable) (R/W)
       Reserved for Future
 9-15 SDIO Function 1..7 Ready Flags (0=Disabled/Busy, 1=Ready) (R)
0:00004h - CCCR: Interrupt Enable/Pending (R/W)
       SDIO Interrupt Master Enable
                                                   (0=Disable, 1=Enable) (R/W)
 1-7 SDIO Function 1..7 Interrupt Enable
                                                  (0=Disable, 1=Enable) (R/W)
       Reserved for Future
 9-15 SDIO Function 1..7 Interrupt Pending
                                                          (0=No, 1=IRQ) (R)
0:00006h - CCCR: I/O Abort (W)
 0-2 SDIO Function Number to be Aborted (0=None?, 1..7=Function 1..7) (W)
           XXXsee pg 35
 3
       Reset SDIO Card
                                                     (0=Normal, 1=Reset) (W)
       Reserved for Future
                                                                        ( - )
0:00007h - CCCR: Bus Interface Control (R/W)
 0-1 Bus Width
                       (0=1bit, 1=Reserved, 2=4bit, 3=EmbeddedSDIO/8bit) (R/W)
```

```
Support 8bit Bus Flag
                                          (0=No, 1=Yes/EmbeddedSDIO only) (R)
  2
       Reserved for Future
        Enable Continous SPI Interrupt
                                                    (0=Disable, 1=Enable) (R/W)
        Support Continous SPI Interrupt
                                                            (0=No, 1=Yes) (R)
                             (0=Enable Pull-up on DAT3 pin, 1=Disable) (R/W)
  7
        Card Detect Disable
0:00008h - CCCR: Card Capability
        Support Direct Command (CMD52) during Data Transfer (0=No, 1=Yes) (R)
        Support Multi-Block transfer (CMD53.block mode)
  1
                                                             (0=No. 1=Yes) (R)
        Support Read Wait Control (RWC via DAT2 pin)
                                                             (0=No, 1=Yes) (R)
        Support Bus Control Suspend/Resume
                                                            (0=No, 1=Yes) (R)
        Support Block Gap Interrupt during Multi-Block
                                                             (0=No, 1=Yes) (R)
        Enable Block Gap Interrupt during Multi-Block
                                                          (0=No. 1=Enable) (R/W)
        Low Speed Card
                                               (0=Full-Speed, 1=Low-Speed) (R)
        Support 4bit Mode for Low-Speed Card
  7
                                                             (0=No, 1=Yes) (R)
0:00009h - CCCR: Common CIS Pointer, Lo
0:0000Ah - CCCR: Common CIS Pointer, Mid
0:0000Bh - CCCR: Common CIS Pointer, Hi
  0-16 Pointer to Card Common Card Information Structure (Common CIS)
                                                                           (R)
  17-23 Unspecified (probably reserved)
                                                                           ( - )
0:0000Ch - CCCR: Bus Suspend
        Bus Status
                                XXX see pg 37
                                                                           (R)
  1
        Bus Release Request
                                XXX see pg 38
                                                                           (R)
       Reserved for Future
                                                                           (-)
0:0000Dh - CCCR: Function Select (R/W)
  0-3 Select Function (0=CIA, 1..7=Function 1..7, 8=Memory Card)
                                                                           (R/W)
  4-6 Reserved for Future
                                                                           ( - )
  7
        Data Flag (more data after resuming) (0=No, 1=Yes)
                                                                           (R)
0:0000Eh - CCCR: Exec/Ready Flags (R)
        Command Execution Flag for Memory (=SD/Combo? or CSA?)
                                                                           (R)
  1-7 Command Execution Flags for Function 1..7
                                                         (0=Busy, 1=Ready) (R)
        Read/Write Ready Flag for Memory (=SD/Combo? or CSA?)
                                                                           (R)
  9-15 Read/Write Ready Flags for Function 1..7
                                                        (0=Busy, 1=Ready) (R)
0:00010h - CCCR: CMD53 Block Size for Function 0, Lo (R/W)
0:00011h - CCCR: CMD53 Block Size for Function 0, Hi (R/W)
  0-15 CMD53 Block size for Function(0)
                                                  (0001h..0800h) (0=None) (R/W)
```

```
0:00012h - CCCR: Power Control
        Support Master Power Control
                                                             (0=No, 1=Yes) (R)
 1
        Enable Master Power Control
                                       (0=No/max 720mW, 1=Yes/allow more) (R/W)
 2-7 Reserved for Future
                                                                           ( - )
0:00013h,00014h - CCCR: Bus Speed Select
        Support High-Speed Mode (SDR25 or higher)
                                                            (0=No, 1=Yes) (R)
       Bus Speed Select (0=SDR12, 1=SDR25, 2=SDR50, 3=SDR104, 4=DDR50) (R/W)
 4-7 Reserved for Future
                                                                           ( - )
       Support UHS-I SDR50 (usable in 1.8V mode only)
                                                             (0=No, 1=Yes) (R)
       Support UHS-I SDR104 (usable in 1.8V mode only)
                                                            (0=No. 1=Yes) (R)
 10
        Support UHS-I DDR50 (usable in 1.8V mode only)
                                                             (0=No, 1=Yes) (R)
 11-15 Reserved for Future
0:00015h - CCCR: Driver Strength
        Support Driver Type A ;\see Physical Layer Specs
                                                             (0=No, 1=Yes) (R)
        Support Driver Type C; version 3.0x for details
 1
                                                             (0=No, 1=Yes) (R)
       Support Driver Type D :/
                                                             (0=No, 1=Yes) (R)
       Reserved for Future
                                                                           ( - )
                             (0=Default/B, 1=Type A, 2=Type C, 3=Type D) (R/W)
 5-4 Driver Type Select
      Reserved for Future
 7-6
                                                                           ( - )
0:00016h - CCCR: Interrupt Extension
       Support Asynchronous Interrupt in 4bit mode
                                                             (0=No, 1=Yes) (R)
       Enable Asynchronous Interrupt in 4bit mode
                                                          (0=No, 1=Enable) (R/W)
 7-2 Reserved for Future
                                                                           ( - )
```

DSi SDIO Function Basic Registers (FBR)

```
3h:00h = SDIO Bluetooth Type-B standard interface
 4h:00h = SDIO GPS standard interface
 5h:00h = SDIO Camera standard interface
 6h:00h = SDIO PHS standard interface
 7h:00h = SDIO WLAN interface
 8h:00h = Embedded SDIO-ATA standard interface
 9h:00h = SDIO Bluetooth Type-A Alternate MAC PHY (AMP) standard interface
 Ah:00h = Reserved for Future
 Bh:00h = Reserved for Future
 Ch:00h = Reserved for Future
 Dh:00h = Reserved for Future
 Eh:00h = Reserved for Future
 Fh:00h..FFh = Reserved for Future
0:00n02h - FBR(n): Power
       Support Power Selection
                                                             (0=No, 1=Yes) (R)
 1
       Enable Power Selection
                                       (0=Normal Current, 1=Lower Current) (R/W)
 2-3 Reserved for Future
                                                                            ( - )
 4-7 Power State
                                                                            (R/W)
0:00n09h-00n0Bh - FBR(n): Pointer to Card Information Structure (CIS)
 0-16 Pointer to Function(n)'s Card Information Structure (Function CIS)(R)
 17-23 Unspecified (probably reserved)
Should point to "End-of-Chain Tuple" for unsupported functions?
0:00n0Ch-00n0Eh - FBR(n): Code Storage Area (CSA) Address (R/W)
 0-23 Pointer to CSA memory (incremented after CSA data read/write)
                                                                           (R/W)
0:00n0Fh - FBR(n): Code Storage Area (CSA) Data "Window" (R or R/W)
       Data (to/from auto-incrementing CSA Address) (R for ROM, R/W otherwise)
0:00n10h-00n11h - FBR(n): CMD53 Block Size (R/W)
```

DSi SDIO Card Information Structures (CIS)

0-15 CMD53 Block size for Function(n)

The CIS used by SDIO is based directly upon the metaformat specification used by PCMCIA and Compact Flash. For details on the metaformat, refer to:
PC Card Standard, Volume 4, Metaformat Specification
Published by: PCMCIA (Personal Computer Memory Card International Association)

(0001h..0800h) (0=None) (R/W)

Basic Format

00h CISTPL_code 01h Offset to next tuple (n) (aka size of body) 02h+(0..n-1) Body (n bytes)

Summary

00h = CISTPL_NULL Null Tuple 10h = CISTPL CHECKSUM Checksum Control 15h = CISTPL VERS 1 Level 1 Version/Product Information 16h = CISTPL ALTSTR Alternate Language String 20h = CISTPL MANFID Manufacturer ID 21h = CISTPL FUNCID Function ID 22h = CISTPL FUNCE **Function Extensions** 80h-8Fh = Vendor specific Vendor specific 91h = CISTPL SDIO STD Info for Standard SDIO Functions 92h = CISTPL SDIO EXT Reserved for future SDIO stuff FFh = CISTPL END End-of-chain

Tuple 00h - Null Tuple (meaningless, unknown purpose)

00h Tuple ID (00h) 01h Tuple Size (00h)

Unspecified in SDIO reference... but maybe defined in PCMIA specs?)

Tuple 10h - Checksum Control

00h Tuple ID (10h) 01h Tuple Size (?) ... Unknown

Unspecified in SDIO reference... but maybe defined in PCMIA specs?)

Tuple 15h - Level 1 Version/Product Information

00h Tuple ID (15h) 01h Tuple Size (?) ... Unknown

Unspecified in SDIO reference... but maybe defined in PCMIA specs?)

Tuple 20h - Manufacturer ID

00h Tuple ID (20h)
01h Tuple Size (at least 4)
02h-03h Manufacturer ID (assigned by JEIDA or PCMCIA)
04h-05h Part Number/Revision (manufacturer specific)

```
Tuple 21h - Function ID
           Tuple ID
  00h
                     (21h)
 01h
           Tuple Size (2)
           Card Function Code (OCh for SDIO)
 02h
 03h
           System initialization bit mask (Not used, 00h)
Tuple 22h - Function Extension
 00h
           Tuple ID
                      (22h)
 01h
           Tuple Size (...)
          Type of extended data
 02h
 03h..xxh Function information
Tuple 22h - Function Extension, Type 00h, for Function 0
 00h
           Tuple ID
                      (22h)
           Tuple Size (04h+2*N)
 01h
          Type of extended data (00h=Type 00h)
 02h
          Max Block Size for Function 0 (0001h or higher)
 03h-04h
           Max Transfer Speed for Function 0-7 (specified as Value*Unit bits/s)
 05h
           bit0-2: Unit (0=0.1M, 1=1M, 2=10M, 3=100M, 4..7=Reserved)
           bit3-6: Value (0=Reserved, 1=1, 2=1.2, 3=1.3, 4=1.5, 5=2, 6=2.5,
                   7=3, 8=3.5, 9=4, 10=4.5, 11=5, 12=5.5, 13=6, 14=7, 15=8)
           bit7:
                   Reserved
          N two-byte pairs (TC,CP) for 1..N ;(N=([01h]-4)/2)
 06h...
Tuple 22h - Function Extension, Type 01h, for Function 1-7
 00h
           Tuple ID
                      (22h)
 01h
           Tuple Size (2Ah)
 02h
           Type of extended data (01h=Type 01h)
 03h
           Function Info (bit0=WakeUpSupport, bit1..7=Reserved)
           Standard SDIO Function version (2x4bit maj.min, or 00h=Nonstandard)
 04h
          Card Product Serial Number PSN (32bit) (unique value, or 0=None)
 05h - 08h
 09h-0Ch CSA Size in bytes available for this Function (32bit)
 0Dh
           CSA Property (bit0=WriteProtected/ReadOnly, bit1=NoReformatting)
 OEh-OFh Max Block Size for this Function (0001h or higher)
 10h-13h Operation Condition OCR (same as in ACMD41 for SD Memory devices)
 14h-16h 3x8bit Operation Power (Min/Average/Max) (0..254mA, or 255=more)
                                  (Min/Average/Max) (0..254mA, or 255=more)
 17h-19h 3x8bit Standby Power
                                  (Min/Optimal) (1..65535 KB/sec, or 0=None)
 1Ah-1Dh 2x16bit Bandwidth
 1Eh-1Fh Timeout for Enable-till-Ready in 10ms units (max 655.35 seconds)
 20h-23h 2x16bit Operation 3.3V
                                          (Average/Max) (1..65535mA, or 0=?)
 24h-25h 2x16bit High-Current-Mode 3.3V (Average/Max) (1..65535mA, or 0=?)
 28h-2Bh 2x16bit Low-Current-Mode 3.3V (Average/Max) (1..65535mA, or 0=?)
```

```
Tuple 22h - Function Extension, Type 02h, for Function 1-7 (Power State)
 00h
           Tuple ID
                      (22h)
           Tuple Size (02h+N*2) (N=1..15, for up to 15 power states)
 01h
           Type of extended data (02h=Type 02h)
 02h
 03h
           Fixed value (00h)
 04h..xxh Nx16bit Max consumption in Power State 1..N (0..65535mW)
Tuple 91h - SDIO STD - Info about Standard SDIO Functions
 00h
           Tuple ID
                      (91h)
           Tuple Size (02h..FFh)
 01h
           SDIO STD ID (the 4+8bit Interface Type in FBR, squeezed into 8bits?)
 02h
 03h
           SDIO STD Type
                                    ;\depends on Interface Type
           SDIO STD Data (if any) ;/
 04h...
Tuple 92h - SDIO EXT
 00h
           Tuple ID
                      (92h)
           Tuple Size (?)
 01h
 02h...
          Reserved (if any)
Tuple FFh - END
 00h
           Tuple ID
                       (FFh)
Indicates the end of tuple's list. Unlike all other tuple's, this is only a single FFh-byte (without "Tuple Size" entry).
01 CISTPL DEVICE
14 CISTPL NO LINK
1A CISTPL CONFIG
1B CISTPL CFTABLE ENTRY
```

DSi SD/MMC Filesystem

DSi Partition Table and FAT Filesystems

DSi SD/MMC Partition Table (aka Master Boot Record aka MBR)

DSi SD/MMC Filesystem (FAT)

System Tools and DSiware games are having regular "ROM Cartridge" headers, with NitroROM filesystem defined in that headers (ie. the ".app" files are internally containing a 2nd filesystem inside of the FAT filesystem; eventually there can be also NARC files as 3rd filesystem inside of the NitroROM filesystem).

DSi Cartridge Header

DS Cartridge NitroROM and NitroARC File Systems

Savedata for DSiWare games is usually stored in "public.sav" or "private.sav" files. That .sav files are usually containing a FAT12 with its own VBR, FAT, and Directories (so they use some virtual FAT12 inside of the real FAT16).

DSi Filesystem Overview

DSi SD/MMC Internal NAND Layout

DSi SD/MMC Bootloader

DSi SD/MMC Device List

DSi SD/MMC Complete List of SD/MMC Files/Folders

DSi SD/MMC Summary of SD/MMC Files/Folders

DSi SD/MMC Images

DSi Files

DSi SD/MMC DSiware Files on Internal eMMC Storage

DSi SD/MMC DSiware Files on External SD Card (.bin aka Tad Files)

DSi SD/MMC DSiware Files from Nintendo's Server

DSi SD/MMC DSiware Tickets and Title metadata

DSi SD/MMC Firmware dev.kp and cert.sys Certificate Files

DSi SD/MMC Firmware Font File

DSi SD/MMC Firmware Log Files

DSi SD/MMC Firmware Misc Files

DSi SD/MMC Firmware Wifi Firmware

DSi SD/MMC Firmware System Settings Data Files

DSi SD/MMC Firmware Version Data File

DSi SD/MMC Firmware Nintendo DS Cart Whitelist File

DSi SD/MMC Camera Files - Overview

DSi SD/MMC Camera Files - JPEG's

DSi SD/MMC Camera Files - pit.bin

DSi SD/MMC Flipnote Files

DSi SD/MMC Partition Table (aka Master Boot Record aka MBR)

DSi eMMC Partition table

```
The decrypted DSi MBR contains (for 240MB chips; 3rd part differs for 245.5MB): 0000 00 00 00 00 00 00 00 ..... 00 00 ;bootcode (zero) 01BE 00 03 18 04 06 0F E0 3B 77 08 00 00 89 6F 06 00 ;1st partition (main)
```

```
01CE 00 02 CE 3C 06 0F E0 BE 4D 78 06 00 B3 05 01 00 ;2nd partition (photo)
 01DE 00 02 DE BF 01 0F E0 BF 5D 7E 07 00 A3 01 00 00 ;3rd partition (extra)
 01FE 55 AA
                                                  ;mbr id (55h,AAh)
Above values are following the classical standard MBR format:
          446 bootcode (zerofilled on DSi)
 000h
                                                        ;-bootcode
 1BEh+n*10h 1 status (00h)
 1BFh+n*10h 3 chsFirst
                                                        ; four
 1C2h+n*10h 1 type (00h=unused, 01h=FAT12, 06h=FAT16B)
                                                        : partitions
 1C3h+n*10h 3 chsLast
                                                        : (n=0..3)
 1C6h+n*10h 4 lbaFirst ;\logical block addresses/sizes
                      ;/counted in 200h-byte sectors
 1CAh+n*10h 4 lbaSize
            2 mbrsig (55h,AAh)
 1FEh
                                                        :-MBR ID
```

The CHS and LBA values are essentially containing the same information (CHS being an older standard, and LBA being invented in 1996). The 24bit CHS values are encoded as:

```
0-7 Head Bit0-7 (00h..FEh) (or less common, 00h..FFh)
8-13 Sector Bit0-5 (01h..3Fh)
14-15 Cylinder Bit8-9
16-23 Cylinder Bit0-7 (000h..3FFh, with above bit8-7)
```

To convert CHS to LBA, one must know the number of (logical) heads and sectors per cylinder (that info isn't stored in the MBR). The DSi's eMMC uses 32 sectors, 16 heads, 1024 cylinders:

```
LBA = (Cylinder*32*16) + (Head*32) + (Sector-1)
```

Anyways, it's better/easier to use the LBA values directly, and ignore the CHS values.

3DS eMMC Partition table

Contents are unknown. The 3DS is said to have more than four partitions, so it must be using some extended MBR variant. Reportedly there's some extra "NCSD" header in the MBR sector

SD/MMC Card Partition table

SD/MMC Cards are shipped with pre-formatted filesystem, so they should stick to some standarized MBR variant, with only a single partition used, possibly with additional date/id fields(?).

Note that SD/MMC Cards may or may not use partition tables (see CSD Register, FILE_FORMAT entry).

Formatting and Reformatting

SD/MMC cards are usually pre-formatted with empty filesystems. Reformatting should be avoided, or should be done only with tools that are aware of some memory card specific requirements:

The cluster size should not be less than the physical sector size (otherwise, when writing smaller clusters, sectors may get erased multiple times, which would result in slower writing and reduced lifetime).

Many devices do support only the standard FAT filesystems (for example, cameras or mp3-players may be unable to access memory cards with NTFS filesystem).

More info

```
For more info on MBR variants (and on the Partition Type value at 1C2h+n*10h), see: http://en.wikipedia.org/wiki/Master_Boot_Record http://en.wikipedia.org/wiki/Partition type <-- rather meaningless
```

DSi SD/MMC Filesystem (FAT)

```
Volume Boot Record (VBR) (FAT12/FAT16) (DOS 4.0 EBPB)
           80x86 jump opcode
                                    (DSi: E9h.00h.00h)
  000h 3
  003h 8
           ascii disk name
                                    (DSi: "TWL
  00Bh 2
           bytes / sector
                                    (DSi: 0200h)
                                    (DSi: 20h)
  00Dh 1
           sectors / cluster
  00Fh 2
           sectors / boot-record
                                   (DSi: 0001h)
  010h 1
           number of FAT-copys
                                    (DSi: 02h)
           entrys / root-directory (DSi: 0200h)
  011h 2
  013h 2
           sectors / disk
                                    (DSi: 0000h)
  015h 1
                                    (DSi: F8h=HDD)
  016h 2
           sectors / FAT
                                    (DSi: A:0034h, B:0009h)
  018h 2
           sectors / track
                                    (DSi: 0020h)
  01Ah 2
           heads / disk
                                    (DSi: 0010h)
  01Ch 2
           number of reserved sectors
                                          (DSi: None such entry!)
                                    (DSi: A:00000877h, B:0006784Dh)
  01Ch 4
           LBA First "hidden"
  020h 4
           LBA Size (total sectors)(DSi: A:00066F89h, B:000105B3h)
  024h 1
           Drive Number
                                    (DSi: A:00h, B:01h)
  025h 1
           Flags (reserved)
                                    (DSi: 00h)
                                    (DSi: 29h) (that is, DOS 4.0 EBPB)
  026h 1
           FBPB Version
  027h 4
           Volume Serial Number
                                    (DSi: 12345678h)
  02Bh 11 Volume Label
                                    (DSi: "
  036h 8
           Filesystem Type
                                    (DSi: 00h-filled)
  03Eh 448 Bootcode
                                    (DSi: 00h-filled)
  1FEh 2
           Signature
                                    (DSi: 55h, AAh)
SDHC carts use FAT32, which differs in entries 011h, 016h and 024h-059h:
  011h 2
           Must be 0 (number of root entries, is variable-length FAT chain)
           Must be 0 (sectors per fat, instead use 32bit value at 024h)
  016h 2
  024h 4
           sectors / FAT (new 32bit value instead of old entry 016h)
  028h 2
           ExtFlags (related to "active" FAT copy)
  02Ah 2
           Version of FAT32 filesystem (minor, major) (should be 0.0)
           Cluster number of first Root directory cluster (usually/often 2)
  02Ch 4
  030h 2
           Sector number of FSINFO in reserved area (usually 0001h)
  032h 2
           Sector number of VBR backup copy in reserved area (usually 0006h)
```

```
034h 12 Reserved for future
                                ;Should be zerofilled
 040h 1
          Drive Number
 041h 1
          Flags (reserved)
                                                                     ; as old
                                ;Must be 29h (that is, DOS 4.0 EBPB); entries
 042h 1
          EBPB Version
 043h 4
          Volume Serial Number
                                                                     : at 024h
 047h 11 Volume Label
                                ;Must be "FAT32
 052h 8
          Filesystem Type
                                                                     ;/
Moreover, FAT32 has the "FSINFO" sector:
 000h 4
          Value 41615252h (aka "RRaA")
 004h 480 Reserved (should be 0)
 1F4h 4
          Value 61417272h (aka "rrAa")
          Hint on number of free clusters (or FFFFFFFh=unknown)
 1F8h 4
 1ECh 4 Hint on first free cluster number (or FFFFFFFh=unknown)
 1F0h 12 Reserved (should be 0)
 1FCh 4 Value AA550000h
```

For more info see http://en.wikipedia.org/wiki/BIOS Parameter Block and fatgen103.pdf (official specs from microsoft).

File Allocation Table - FAT and FAT copy(s)

The following sectors are occupied by the File Allocation Table (FAT), which contains 12bit, 16bit, or 32bit entries (for FAT12/16/32) for each cluster:

```
(x000)(0)000 unused, free
(x000)(0)001 ???
(x000)(0)002... pointer to next cluster in chain (0)002..(F)FEF
(xFFF)(F)FF0-6 reserved (no part of chain, not free)
(xFFF)(F)FF7 defect cluster, don't use
(xFFF)(F)FF8-F last cluster of chain
```

The "x" in MSB of FAT32 entries is reserved (ie. FAT32 is restricted to 28bit cluster numbers).

Number and size of FATs can be calculated by the information in the boot sector.

Note on The first two FAT entries:

"The first cluster of the data area is cluster #2. That leaves the first two entries of the FAT unused. In the first byte of the first entry a copy of the media descriptor is stored. The remaining bits of this entry are 1. In the second entry the end-of-file marker is stored. The high order two bits of the second entry are sometimes, in the case of FAT16 and FAT32, used for dirty volume management: high order bit 1: last shutdown was clean; next highest bit 1: during the previous mount no disk I/O errors were detected.

(Historically this description has things backwards: DOS 1.0 did not have a BIOS Parameter Block, and the distinction between single-sided and double-sided 5.25" 360K floppies was indicated by the first byte in the FAT. DOS 2.0 introduced the BPB with media descriptor byte.)"

Root directory

The following sectors are the Root directory, again, size depends on the info in bootsector (on FAT32 is it's a normal cluster chain with variable size). Each entry consists of 32 bytes:

```
00-07 8 Filename (first byte: 00=free entry, 2E=dir, E5=deleted entry) 08-0A 3 Filename extension Fileattribute
```

```
bit0 read only
             bit1 hidden
             bit2 system
             bit3 volume label
             bit4 subdirectory
             bit5 archive-flag
             bit6 reserved
             bit7 reserved
           Reserved, or stuff
0C-0D 2
0E-0F 2
           Reserved, or Creation Timestamp
           Reserved, or Creation Datestamp
10-11 2
12-13 2
           Reserved, or Last Access Datestamp
14-15 2
           Reserved, or MSBs of Cluster (for FAT32)
16-17 2
           Last Modify Timestamp: HHHHHHMMM, MMMSSSSS
           Last Modify Datestamp: YYYYYYM, MMMDDDDD
18-19 2
1A-1B 2
           Pointer to first Cluster of file
1C-1F 4
           Filesize in bytes (always 0 for directories)
```

The 'cluster' entry points to the first used cluster of the file. The FAT entry for that cluster points to the next used cluster (if any), the FAT entry for that cluster points to the next cluster, and so on.

Long File Names (LFNs)

Long File Names (LFNs) are occupying multiple continous directory entries, consisting of a normal short filename entry, preceded by one or more LFN prefix entries (with Attribute=0Fh). Each LFN prefix can hold 13 characters, the total length should not exceed 255 characters. The name should be terminated by 0000h, and any remaining unused characters should be padded by FFFFh. The LFN prefix entries are using the following format:

```
00h 1 Sequence Number (bit6: last logical, first physical LFN entry,
          bit5: 0, bit4-0: number 01h..14h (1Fh)) (or E5h=deleted entry)
 01h 10 Long Filename characters (five UCS-2 characters)
 OBh 1 Attributes (always OFh for LFN prefix)
 OCh 1 Type (always 00h)
 ODh 1 Short Filename Checksum
          sum=00h, for i=0 to 10, sum = (sum ROR 1) + shortname char[i], next i
 0Eh 12 Long Filename characters (six UCS-2 characters)
 1Ah 2 First cluster (always 0000h)
 1Ch 4 Long Filename characters (two UCS-2 characters)
For example, "File with very long filename.ext" would be formatted as so:
 Entry 1: LFN Prefix (43h) "me.ext", 0000h, 6xFFFFh
 Entry 2: LFN Prefix (02h) "y long filena"
 Entry 3: LFN Prefix (01h) "File with ver"
 Entry 4: Normal 8.3 short filename entry "FILEWI~1.EXT"
http://en.wikipedia.org/wiki/Design of the FAT file system#VFAT long file names
```

Reserved Sectors (if any)

Usually the number of reserved sectors is zero. If it is non-zero, then the following sector(s) are reserved (and could be used by the boot procedure for whatever purposes).

Data Clusters 0002..nnnn

Finally all following sectors are data clusters. The first cluster is called cluster number (000)(0)002, followed by number (000)(0)003, (000)(0)004, and so on.

http://en.wikipedia.org/wiki/Design_of_the_FAT_file_system

DSi SD/MMC Internal NAND Layout

The DSi uses a 256MB Samsung eMMC moviNAND(?) flash chip, which is a NAND flash chip with a built-in controller that implements a MMC (SDIO?) interface. In many ways, it's like an SD card (or actually: MMC card) in BGA packaging, and some people have successfully read it with modified(why/how?) SD(/MMC?) card readers (is there any standard software that can be used for doing that?). The last 16MB is used for wear-leveling purposes (such as replacing bad blocks), while the first 240MB is used for storing actual data.

Addressing is done in terms of 512-bytes sectors. All wear-levelling and bad-block-mapping is handled transparently inside the chip by the controller. Most sectors are encrypted with a per-console key.

Overall eMMC Layout

```
0ffset
           Size
                     Description
                    PC-style MBR, encrypted with a per-console key
 00000000h
           200h
                    Stage 2 Boot Info Block 1 (used)
 00000200h
           200h
 00000400h
           200h
                    Stage 2 Boot Info Block 2 (unused, same as above)
                    Stage 2 Boot Info Block 3 (unused, nonsense NAND offsets)
 00000600h
           200h
 00000800h
           26600h
                    Stage 2 ARM9 Bootcode (encrypted with universal key)
 00026E00h 27600h
                    Stage 2 ARM7 Bootcode (encrypted with universal key)
                    Stage 2 Footer -- unknown format, but first 10 bytes
 0004E400h
           400h
                      are (unencrypted) build number of Stage 2 bootloader
 0004E800h
           B1200h
                    Unused (all 00h)
 000FFA00h 400h
                    Diagnostic area. (often contains build date of
                       device in plaintext) Blank in never-before-booted
                      DSi. Might be written to during firmware updates.
                     Unused (all FFh)
 000FFE00h
           200h
                    Unused (all 00h)
 00100000h
           EE00h
           CDF1200h 1st partition (205.9Mbyte) (main, encrypted, FAT16)
 0010EE00h
                     Unused (all 00h)
 0CF00000h
           9A00h
           20B6600h 2nd partition (32.7Mbyte) (photo, encrypted, FAT12)
 0CF09A00h
For 240.0MB chips (Samsung KMAPF0000M-S998 or KLM5617EFW-B301):
 0EFC0000h BA00h
                    Unused (all 00h)
```

```
0EFCBA00h 34600h
                      3rd partition (0.2Mbyte)
                                                 (extra, unformatted)
 0F000000h -
                      End of 240MByte Address Space
 For 245.5MB chips (ST NAND02GAH0LZC5, both rev30 and rev31):
 0EFC0000h
             B600h
                      Unused (all 00h?) (smaller unused area as in 240MB chip)
             5B4A00h 3rd partition (5.7Mbyte) (extra, unformatted)
 0EFCB600h
 0F580000h
                      End of 245.5MByte Address Space
Stage 2 Boot Info Blocks 1, 2, 3 (unencrypted, aside from the RSA block)
  000h 20h Zerofilled
 020h 4
           ARM9 Bootcode NAND Offset
                                              (800h)
                                                          (Info Block 3: 80400h)
 024h 4
           ARM9 Bootcode Size actual
                                              (26410h)
 028h 4
           ARM9 Bootcode RAM Address / Entry (37B8000h)
           ARM9 Bootcode Size rounded-up
 02Ch 4
                                             (26600h)
 030h 4
           ARM7 Bootcode NAND Offset
                                              (26E00h)
                                                          (Info Block 3: A6A00h)
 034h 4
          ARM7 Bootcode Size actual
                                             (27588h)
           ARM7 Bootcode RAM Address / Entry (37B8000h)
 038h 4
 03Ch 4
          ARM7 Bootcode Size rounded-up
                                             (27600h)
 040h BFh Zerofilled
 0FFh 1
           Unknown (OCh)
 100h 80h RSA Block (B3,FF,EC,E5,...)
                                            (Boot Info Block 3: 5B,E1,7A,9F,...)
 180h 14h Global MBK1..MBK5 Slot Settings
 194h OCh Local ARM9 MBK6..MBK8 Settings
 1A0h OCh Local ARM7 MBK6..MBK8 Settings
 1ACh 4 Global MBK9 Slot Write Protect (FF000000h)
 1B0h 50h Zerofilled
The above RSA Block contains 74h bytes of information (plus 0Bh bytes padding):
 Pre 0Bh Leading RSA Padding (01,FF,FF,FF,FF,FF,FF,FF,FF,FF,00)
 00h 10h AES Engine Key Y for ARM9/ARM7 Bootcode (EC,07,00,00,...)
 10h 14h SHA1 on WifiFlash[00h..27h] and eMMCBootInfo[00h..FFh.180h..1FFh]
            3DS: reportedly NAND/MBR[00h..27h] instead of WifiFlash[00h..27h]??
 24h 14h SHA1 on decrypted ARM9 Bootcode, with the actual binary size.
 38h 14h SHA1 on decrypted ARM7 Bootcode, with the actual binary size.
 4Ch 14h Zerofilled
 60h 14h SHA1 on above 60h-byte area at [00h..5Fh] (63.D2.FC.6E....)
eMMC Encryption for Boot Sectors (AES-CTR, with fixed key; from RSA block)
The ARM9/ARM7 bootcode is encrypted via AES-CTR:
 RSA KEY = F1, F5, 1A, FF, \dots
                                     ;-from 3DS TWL FIRM (for RSA Block)
 IV[0..3] = +size
                                     ;\
 IV[4..7] = -size
                                     ; size rounded up to 200h boundary, ie.
 IV[8..B] = -size-1
                                     ; from Boot Info Block entries [02Ch,03Ch]
 IV[C...F] = 000000000h
                                     ;/
 KEY X[0..F] = "Nintendo DS",...
                                     ;-same as Key X for "Tad Files"
 KEY Y[0..F] = EC,07,00,00,...
                                     ;-from RSA Block (see above)
```

The RSA_KEY key is stored in some non-dumpable area of the DSi BIOS, making it impossible to obtain that key without chip decapping. However, Nintendo has included the same RSA_KEY in the "TWL_FIRM" firmware update for 3DS.

eMMC Encryption for MBR/Partitions (AES-CTR, with console-specific key)

The MBR and both partitions are encrypted via AES-CTR:

The CID value (eMMC Chip ID) should be in same format as stored in RAM at 2FFD7BCh: little-endian 120bit (without crc7), padded to 128bit (with MSB=00h), ie. it should look like this (dd/ss being date/serial numbers):

```
CID = [2FFD7BCh] = dd,ss,ss,ss,ss,03,4D,30,30,46,50,41,00,00,15,00
SHA1(CID) = SWI 27h(SHA1value,2FFD7BCh,10h)
```

The resulting SHA1value is 14h-bytes, the first 10h-bytes are used as IV value, whereas the DSi doesn't adjust the endianness (it does just use the SWI's "bigendian" SHA1value as "little-endian" AES/IV value).

The CTR gets incremented after each 10h bytes (ie. to access a random address: "IV=SHA1value+(address/10h)".

For more info on obtaining the CID and Port [4004D00h] values, see:

DSi Console IDs

See also:

DSi SD/MMC Images

Related Decryption Tools

```
"NUS Downloader" allows to download and decrypt system updates
"DSi SRL Extract" allows to decrypt DSiware files (when copied to SD card)
"TWLTool" decrypt/encrypt eMMC images (firmware downgrading, dsiware-hax)
"TWLbf" and "bfCL" bruteforce Console ID or CID (or both) from eMMC images
```

DSi SD/MMC Bootloader

Stages

```
Stage 1: Load Stage 2 from NAND Boot Sectors (via code in BIOS ROM)
Stage 2: Load Stage 3 from NAND Filesystem
Stage 3: Contains GUI and allows to boot Cartridges or NAND files
```

Stage 1

The first stage of the DSi's bootloader lives in ROM, presumably on the CPU die. It loads further encrypted (and probably signed) stages from NAND flash,

```
starting with a (partially unencrypted) offset table in the sector at 0x200.
Not much is known about this bootloader yet, but it presumably knows how to:
  Initialize the encryption hardware
  Read the contents of NVRAM
  Initialize both LCDs
  Read blocks (but not files) from the NAND flash
  Perform some variety of integrity check on all data it reads(signature, CRC,?)
  Display basic hexadecimal error codes
  Possibly factory-programming the NAND flash?
  Might also do basic power-on self test of peripherals
When the Stage 1 bootloader (in ROM) fails, it displays a 32-bit hexadecimal number on the top screen, known Stage 1 error codes are:
  Error Code Description
  0000FE00 Error communicating NAND chip (It's missing, CLK shorted, etc.)
             Integrity error in first block of Stage 2 (address at 220h)
  0000FEFC
  0000FEFD Integrity error in second block of Stage 2 (address at 230h)
```

Stage 2

0000FEFE

Unlike the stage1 bootloader, which must be small enough to fit in ROM (probably several kilobytes), the stage2 bootloader has about a megabyte of NAND flash reserved for it. The stage2 bootloader understands partitions and filesystems, and it is capable of loading the DSi menu. It also must understand the encryption used on filesystem blocks in the NAND, and it must understand how to load and validate title metadata.

The Stage 2 loader was not modified by the System Menu 1.4 update. This is still earlier in the boot process than the "Health and Safety" warning.

The first stage bootloader reads sector 0x200 in order to find a table of offsets to the Stage 2 bootloader:

Boot sector integrity error (Sector 200h not valid), or error

This appears to be describing two chunks of the stage2 loader, one 0x26410 bytes in length at address 0x800, and one 0x27588 bytes at address 0x26e00. Note that this sector (and two similar ones at 0x400 and 0x600) appear to be the only unencrypted blocks on the NAND flash.

It is unclear why there are two pieces which are nearly but not quite the same size. Passive traces of the boot sequence confirm that the 0x26e00 chunk is slightly larger, and it's loaded first. The 0x800 chunk is read immediately after the 0x26e00 chunk.

Whereas the filesystem data in NAND is encrypted using a unique key for every DSi, the stage2 bootloader is identical on every DSi tested so far. This probably means that it is encrypted using a fixed key included in stage1.

After Stage 2 is loaded:

1. The NAND flash is partially re-initialized

in NVRAM contents.

- 2. Sector 0 is read from the NAND. Appears to be (encrypted) DOS-style MBR.
- 3. The MBR signature and the type of the first partition are verified.
- 4. Filesystem metadata is read from sectors starting around 0×100000 . The metadata appears to be in FAT format with long filenames.
- 5. Multiple files are loaded from the filesystem. The exact read addresses

will vary depending on your DSi's firmware version and the state of its filesystem when you performed the last firmware update. On a brand new DSi, it appears that the DSi Menu itself is loaded from 0xb20000 after two small metadata files are read from 0xb1c000 and 0x7a0000.

All Stage 2 errors show before the health and safety screen. It appears that Stage 2 errors from a cold power-on always cause the DSi to hang at a black screen, whereas Stage 2 errors after reset (pressing but not holding the power button) will give an error message screen. Known Stage 2 errors:

Text

"Error: 1-2435-8325"

"Error: 2-2435-8325"

"Error: 3-2435-8325"

Description

Invalid signature or partition type in MBR, invalid starting LBA.

Error reading fat/sectors from eMMC

DSi Menu integrity checks failed

Boot Sectors in DSi Debug version

Debug version bootsectors are almost same as in retail version: There's an extra RSA key inserted at ARM9:37CEADCh, and lots of B/BL/BLX/LDR addresses have changed due to the inserted bytes, but, apart from that changes, only 5 opcodes are really different, ARM9:37C07A0h, ARM9:37C0864h, ARM7:37B9110h, ARM7:37B9200h do trigger errors when SCFG_DEBUG bit0-1 are zero (opposite of retail version), and ARM9:37B8BA4h uses the extra RSA key at 37CEADCh for Debug Launcher (instead of the retail key at 1FFC400h).

DSi SD/MMC Device List

The Device List is automatically copied to ARM7 RAM address defined in cartheader[1D4h] by firmware. The 400h-byte list is mainly used for DSiware/firmware titles (DSi ROM titles will usually just receive an empty zerofilled 400h-byte list; unless maybe if they are flagged to use SD/MMC hardware in cartheader?). There appears to be no range check for the cartheader[1D4h] entry (setting it to zero causes the list to be 'written' to ARM7 ROM area).

Device List, 400h-bytes, loaded to ARM7/RAM address from cartheader[1D4h]

```
000h 54h*11 Device List (max 11 entries)
 39Ch 24h
              Zerofilled
             Name 'nand:/title/000300tt/4qqqqqqq/content/000000vv.app' + 00h's
 3C0h 40h
Format of the 54h-byte device list entries:
 00h 1
           Drive Letter ("A".."I")
           Flags (see below)
 01h 1
           Access Rights (bit1=Write, bit2=Read)
 02h 1
 03h 1
            Zero
 04h 10h Device Name (eg. "nand" or "dataPub") (zeropadded)
                        (eg. "/" or "nand:/shared1") (zeropadded)
 14h 40h Path
Bits in Flags byte:
      Physical Drive (0=External SD/MMC Slot, 1=Internal eMMC)
```

```
1-2 Zero (maybe MSBs of Drive)
  3-4 Device Type (0=Physical, 1=Virtual/File, 2=Virtual/Folder, 3=Reserved)
       Partition (0=1st, 1=2nd)
       Zero (maybe MSB of Partition)
       Encrypt? (set for eMMC physical devices; not for virtual, not for SD)
The DSi has 9 default devices ("A"-"I"):
  Letter/Flags
                     Name
                                                           :Notes
  'A',81h,06h,00h
                     'nand'
                                                           ;eMMC Cart Partition 1
                                 '/'
  'B',A1h,06h,00h
                     'nand2'
                                                           ;eMMC Cart Partition 2
                                 'nand:/title/000300tt/4ggggggg/content'
  'C',11h,04h,00h
                     'content'
  'D',11h,04h,00h
                    'shared1'
                                 'nand:/shared1'
                                                           :TWLCFGn.dat
  'E',11h,06h,00h
                    'shared2'
                                 'nand:/shared2'
                                                           ;Sound and wrap.bin
  'F'.31h.06h.00h
                    'photo'
                                 'nand2:/photo'
                                                           :Camera photos/frames
                                 'nand:/title/000300tt/4ggggggg/data/private.sav'
  'G',09h,06h,00h
                     'dataPrv'
                                 'nand:/title/000300tt/4ggggggg/data/public.sav'
  'H',09h,06h,00h
                     'dataPub'
                                                           :SD Cart Partition 1
  'I'.00h.06h.00h
                    'sdmc'
Depending on the cartheader, usually only 5-8 of that 9 devices are copied to the device list in RAM, and Access Rights for some devices can be crippled in the
RAM list entries).
Caution: The list may not contain forward references (eg. one can redirect "dataPub" to "sdmc:/flipnote.pub", but that works only if "sdmc" was already defined
in one of the previous entries).
A and B: These physical eMMC partitions are always included in the list (because they are needed as parent entries for Virtual devices), however, their Access
Rights are usually set to 00h (unless Title ID indicates a system file; with cartheader[234h].bit4=1).
C and E: These virtual devices are passed ONLY to System Menu (Launcher)... hmmm, or actually, the Launcher doesn't receive ANY device list at all?
G and H: Present only if Title ID indicates DSiware/firmware; with cartheader[234h].bit2=1 (ie. not ROM carts), and only if public/private.say sizes are
nonzero in carthdr[238h/23Ch].
A-H: removed from list if carthdr[1B4h].4=0 (no eMMC access).
I: removed from list if carthdr[1B4h].3=0 (no SD card access).
Some games may adjust the Device List AFTER booting. For example, Flipnote changes the "photo" (F) Access Rights to 04h, and appends an extra device at
the end of the list, using a spare drive letter (C):
  'C'.09h.06h.00h 'share'
                                 'nand:/shared2/0000'
                                                           :Sound file
Other device names that have been spotted here or there:
               for Version Data NARC file
  'verdata'
               for executable's NitroROM filesystem
  'rom'
```

Apart from Virtual Devices, there are also some Virtual Filename Placeholders:

'nand:/<sharedFont>' --> 'nand:/sys/TWLFontTable.dat'

-->

--> 'nand:/tmp/jump.app'

--> '/data/banner.sav'

--> 'nand:/title/0003000f/484e4c%02x/content/%08x.app'

'otherPub'
'otherPrv'

':<srl>'

'nand:/<tmpjump>'

'nand:/<verdata>'
'nand:/<banner>'

DSi SD/MMC Complete List of SD/MMC Files/Folders

DSi eMMC Partition 1 (FAT16)

```
SYS
             <DIR>
             <DIR>
LOG
                       loa
PRODUCT
                        product.log
         LOG 0000023D
                        sysmenu.log
SYSMENU LOG 00004000
SH<sub>0</sub>P
         LOG 00000020
                       shop.log
HWINFO S DAT 00004000
                       HWINFO S.dat
HWINFO N DAT 00004000
                       HWINFO N.dat
         SYS 00000F40
CERT
                       cert.sys
HWTD
         SGN 00000100
                       HWID.san
TWLFON~1 DAT 000D2C40
                       TWLFontTable.dat
         KP 000001BE dev.kp
DFV
             <DIR>
TITLE
                      title
00030017
             <DIR>
                       00030017 (aka System Menu)
                        484e4150 (aka Launcher)
484E4150
             <DIR>
DATA
             <DIR>
                          data
PRIVATE SAV 00004000
                          private.sav
CONTENT
             <DIR>
                          content
TITLE
         TMD 00000208
                          title.tmd
00000002 APP 0019E400
                           00000002.app
                       00030015 (aka System Base Tools)
00030015
             <DIR>
484E4250
             <DIR>
                        484e4250 (aka System Settings)
DATA
             <DIR>
                         data
CONTENT
             <DIR>
                          content
TITLE
         TMD 00000208
                          title.tmd
00000002 APP 00285C00
                          00000002.app
                        484e4650 (aka Nintendo DSi Shop)
484E4650
             <DIR>
DATA
             <DTR>
                         data
PRIVATE SAV 00004000
                          private.sav
EC
         CFG 00000134
                          ec.cfq
CONTENT
             <DTR>
                          content
00000004 APP 00526400
                          00000004.app
         TMD 00000208
                          title.tmd
TITLE
0003000F
                       0003000f (aka System Data)
             <DIR>
             <DIR>
                        484e4341 (aka Wifi Firmware)
484E4341
             <DIR>
DATA
                          data
CONTENT
             <DIR>
                          content
TITLE
         TMD 00000208
                          title.tmd
00000002 APP 00017E60
                           00000002.app
```

```
484E4841
             <DIR>
                        484e4841 (aka Nintendo DS Cart Whitelist)
DATA
             <DIR>
                         data
CONTENT
             <DIR>
                         content
TITLE
         TMD 00000208
                          title.tmd
00000001 APP 0004B1D0
                          0000001.app
484E4C50
             <DIR>
                        484e4c50 (aka Version Data)
             <DIR>
DATA
                         data
CONTENT
             <DIR>
                          content
00000004 APP 00001B50
                          00000004.app
TITLE
         TMD 00000208
                          title.tmd
00030005
             <DIR>
                       00030005 (aka System Fun Tools)
484E4441
             <DIR>
                        484e4441 (aka DS Download Play)
DATA
             <DIR>
                         data
CONTENT
             <DIR>
                          content
TITLE
         TMD 00000208
                          title.tmd
00000001 APP 00069BC0
                          00000001.app
484E4541
             <DIR>
                        484e4541 (aka Pictochat)
DATA
             <DIR>
                         data
CONTENT
             <DIR>
                         content
00000000 APP 00074FC0
                          0000000.app
TITLE
         TMD 00000208
                          title.tmd
484E4950
             <DIR>
                        484e4950 (aka Nintendo DSi Camera)
             <DIR>
DATA
                         data
PRIVATE SAV 00080000
                          private.sav
CONTENT
             <DIR>
                          content
         TMD 00000208
TITLE
                          title.tmd
00000002 APP 00443C00
                          00000002.app
484E4A50
             <DIR>
                        484e4a50 (aka Nintendo Zone)
             <DIR>
DATA
                         data
PRIVATE SAV 00100000
                          private.sav
CONTENT
             <DTR>
                         content
00000003 APP 0014D000
                          00000003.app
TITLE
         TMD 00000208
                          title.tmd
484F4B50
             <DIR>
                        484e4b50 (aka Nintendo DSi Sound)
DATA
             <DIR>
                         data
PRIVATE SAV 00080000
                          private.sav
CONTENT
             <DIR>
                         content
                          00000002.app
00000002 APP 00451000
         TMD 00000208
                          title.tmd
TITLE
00030004
             <DIR>
                       00030004 (aka DSiware)
484E4750
                        484e4750 (aka Nintendo DSi Browser)
             <DIR>
DATA
             <DIR>
                         data
PRIVATE SAV 00200000
                          private.sav
CONTENT
             <DIR>
                          content
00000001 APP 008F1C00
                          0000001.app
```

```
TITLE
         TMD 00000208
                          title.tmd
                        4b475556 (aka Flipnote Studio)
4B475556
             <DIR>
DATA
             <DIR>
                         data
PUBLIC
         SAV 007F0000
                          public.sav
CONTENT
             <DIR>
                         content
00000000 APP 00348400
                          0000000.app
TITLE
         TMD 00000208
                          title.tmd
TICKET
             <DIR>
                      ticket
00030017
             <DIR>
                       00030017 (aka System Menu)
484E4150 TIK 000002C4
                        484e4150.tik (aka Launcher)
00030015
             <DIR>
                       00030015 (aka System Base Tools)
484E4250 TIK 000002C4
                        484e4250.tik (aka System Settings)
484E4650 TIK 000002C4
                        484e4650.tik (aka Nintendo DSi Shop)
0003000F
             <DIR>
                       0003000f (aka System Data)
484E4341 TIK 000002C4
                        484e4341.tik (aka Wifi Firmware)
                        484e4841.tik (aka Nintendo DS Cart Whitelist)
484E4841 TIK 000002C4
484E4C50 TIK 000002C4
                        484e4c50.tik (aka Version Data)
                       00030005 (aka System Fun Tools)
00030005
             <DIR>
                        484e4441.tik (aka DS Download Play)
484E4441 TIK 000002C4
484E4541 TIK 000002C4
                        484e4541.tik (aka Pictochat)
                        484e4950.tik (aka Nintendo DSi Camera)
484E4950 TIK 000002C4
484E4A50 TIK 000002C4
                        484e4a50.tik (aka Nintendo Zone)
                        484e4b50.tik (aka Nintendo DSi Sound)
484E4B50 TIK 000002C4
                       00030004 (aka DSiware)
00030004
             <DIR>
                        484e4750.tik (aka Nintendo DSi Browser)
484E4750 TIK 000002C4
                        4b414d56.tik (aka Paper Plane)
4B414D56 TIK 000002C4
4B443956 TIK 000002C4
                        4b443956.tik (aka Dr. Mario)
                        4b475556.tik (aka Flipnote Studio)
4B475556 TIK 000002C4
                        4b4d3958.tik (aka Magic Made Fun: Deep Psyche)
4B4D3958 TIK 000002C4
SHARED1
             <DIR>
                      shared1
TWLCFG0
        DAT 00004000
                      TWLCFG0.dat
TWLCFG1
        DAT 00004000
                      TWLCFG1.dat
SHARED2
             <DIR>
                      shared2
LAUNCHER
             <DIR>
                       launcher
WRAP
         BIN 00004000
                        wrap.bin
0000
             00200000 0000
IMPORT
             <DIR>
                      import
TMP
             <DIR>
                      tmp
ES
             <DIR>
                       es
WRITE
             <DIR>
                        write
             <DIR>
PROGRESS
                      progress
```

DSi eMMC Partition 2 (FAT12)

PHOTO <DIR> photo

```
PRIVATE
             <DIR>
                       private
DS
             <DIR>
                        ds
APP
             <DIR>
                         app
484E494A
             <DIR>
                          484E494A (aka Nintendo DSi Camera Stuff)
PIT
         BIN 00001F60
                            pit.bin
DCIM
             <DIR>
                       DCIM
100NIN02
             <DIR>
                        100NIN02
HNI 0008 JPG 0000AB51
                         HNI 0008.JPG
HNI 0009 JPG 00009A96
                         HNI 0009.JPG
HNI 0010 JPG 0000932B
                         HNI 0010.JPG
HNI 0011 JPG 00009CB8
                         HNI 0011.JPG
HNI 0012 JPG 00009CA9
                         HNI 0012.JPG
HNI 0013 JPG 00009A3B
                         HNI 0013.JPG
```

DSi eMMC Partition 3 (unformatted)

There's a small 3rd partition in MBR, but it's left unformatted (the VBR and FAT and everything is left zero-filled). Unknown if there are any cases where this partition is used, and if so: if it's meant to be encrypted or unencrypted. In case it's meant to be encrypted: Observe that the unformatted partition contains UNENCRYPTED zeroes (so trying to "decrypt" those zeroes would produce random garbage data).

SD Card

DSiware (including Browser and Flipnote) can be exported to SD Card (via System Menu, Data Managment).

Camera Photos and Frames can be exported (via Nintendo DSi Camera, Options, Copy) (Frames are some sort of gaudi-masks that can be used (and created) via one of the Camera special effect features; the mask uses YELLOW as transparent color). As on eMMC storage, all photos from internal camera are mirrored horizontally.

```
PRIVATE
             <DIR>
                      private
DS
             <DIR>
                       ds
TITLE
             <DIR>
                        title
484F4750 BTN 9.180K
                         484E4750.bin (aka Nintendo DSi Browser)
                                                                    : dsiware
4B475556 BIN 11.510K
                         4B475556.bin (aka Flipnote Studio)
                                                                    ; games
                                       (content: "VUGKPGNH")
HNB
         LST 2K
                         HNB .lst
APP
             <DTR>
                        app
484E494A
             <DIR>
                         484E494A (aka Nintendo DSi Camera Stuff) :\
PIT
         BTN 47K
                          pit.bin
                                                                    ; camera
DCIM
             <DIR>
                          DCIM
                                                                    : frames
100NIN02
             <DIR>
                           100NIN02
HNI 0001 JPG 45K
                            HNI 0001.JPG ;-frame/mask
                         4B475556 (aka Flipnote Studio Stuff)
4B475556
             <DIR>
RECENT10 PLS 4K
                          recent10.pls
MARK0
         PLS 8K
                          mark0.pls
                                                                    ; flipnote
MARK1
         PLS 8K
                          mark1.pls
                                                                    : stuff
MARK2
         PLS 8K
                          mark2.pls
MARK3
         PLS 8K
                          mark3.pls
001
             <DIR>
                          001
```

```
dirmemo2.lst
DIRMEMO2 LST 157K
F08243~1 PPM 467K
                          F08243 0E5E2296197E5 000.ppm
DCIM
             <DIR>
                      DCIM
101NIN02
             <DIR>
                       101NIN02
                                      ;<-- Can be lee
;\dsi camera photos
                                           ;<-- can be 100NIN02 thru 999NIN02
HNI 0001 JPG 43K
                        HNI 0001.JPG
                                           ; (names are numbered differently
HNI 0002 JPG 17K
                        HNI 0002.JPG
                        HNI 0003.JPG
                                           ;/as on eMMC where they came from)
HNI 0003 JPG 39K
```

Reportedly, the "Nintendo DSi Sound" application can also access audio files in AAC format, saved in any folders on SD Card.

Aside from DSi-related files, the SD Card can also contain whatever files from other computers.

Blocks

The System Menu, Data Management feature is referring to filesizes & free space in "Blocks" (aka 128Mbytes units, aka 1Mbit units).

DSi SD/MMC Summary of SD/MMC Files/Folders

File/folder names

```
The DSi is using weird numeric strings as file/folder names:
 000000vv Title Version (lowercase hex32bit) from tmd[1E4h] as carthdr[1Eh]
 4gggggg Title ID Gamecode (hex) as carthdr[230h..233h]
 000300tt Title ID Filetype (hex) as carthdr[234h..237h]
 HNI nnnn Camera photo/frame files (nnnn = 0001..0100 decimal)
 nnnNIN02 Camera photo/frame folders (nnn = 100..999 decimal)
The "000300tt" can be:
 00030000 ROM Cartridges (as so for ROMs, doesn't appear in SD/MMC files)
 00030004 DSiware (browser, flipnote, and games) (if any installed)
 00030005 System Fun Tools (camera, sound, zone, pictochat, ds download play)
 0003000f System Data (non-executable, without carthdr)
 00030015 System Base Tools (system settings, dsi shop, 3ds transfer tool)
 00030017 System Menu (launcher)
The "4ggggggg" can be (last two digits are region(s), or "41" for all regions):
 484e41gg System Menu (Launcher)
 484e42gg System Settings
 484e4341 Wifi Firmware (non-executable datafile) (all regions)
 484e4441 DS Download Play (all regions)
 484e4541 Pictochat (all regions) (no update available)
 484e46gg Nintendo DSi Shop
  484e47gg Nintendo DSi Browser
 484e4841 Nintendo DS Cart Whitelist (non-executable datafile) (all regions)
 484e49gg Nintendo DSi Camera
 484e4agg Nintendo Zone (doesn't exist in Korea)
 484e4bag Nintendo DSi Sound
```

```
484e4cgg Version Data (non-executable datafile)
484e4fgg Nintendo 3DS Transfer Tool
484E494A Nintendo DSi Camera Data (uppercase) ("japan") (aka all regions)
4b44474a Dokodemo Wii no Ma (japan only)
4b4755gg Flipnote Studio (doesn't exist in Korea/China)
4bgggggg DSiware games... (whatever games you have purchased, if any)
```

These files can be stored in Internal eMMC, or on external SD card, and can be downloaded from Nintendo's server (when buying games, or updating system files).

DSi Internal eMMC

Internal eMMC can contain System files and any purchased DSiware games:

Note that some of the above files are containing their own virtual filesystem inside of the eMMC's FAT16 filesystem (NitroROM filesystems in "000000vv.app" files, and FAT12 filesystems in "public.sav" and "private.sav" files).

The System tools (menu, settings, and shop) are also storing further data on FAT16 (outside of the ticket and title folders):

```
FAT16:\shared1\TWLCFG0.dat
                                          ;16K
  FAT16:\shared1\TWLCFG1.dat
                                          ;16K
  FAT16:\shared2\launcher\wrap.bin
                                          ;16K
  FAT16:\shared2\0000
                                          ;2048K (sound recorder)
  FAT16:\sys\log\product.log
                                         ;573 bytes
  FAT16:\sys\log\sysmenu.log
                                          ;16K
  FAT16:\sys\log\shop.log
                                         ;32 bytes
  FAT16:\sys\HWINFO S.dat
                                          :16K
  FAT16:\sys\HWINFO N.dat
                                         :16K
  FAT16:\sys\cert.sys
                                          ;3904 bytes (or 2560 bytes)
  FAT16:\sys\HWID.sqn
                                         ;256 bytes (unknown purpose/content)
 FAT16:\sys\TWLFontTable.dat
                                         ;843.1K (D2C40h bytes) (compressed)
  FAT16:\sys\dev.kp
                                          ;446 bytes (encrypted)
  FAT16:\import\
                                         ;empty folder
  FAT16:\progress\
                                         ;empty folder
  FAT16:\tmp\es\write\
                                         ;empty folder
The Camera is storing further data on the eMMC FAT12 partition:
  FAT12:\photo\DCIM\100NIN02\HNI nnnn.JPG
                                                                    ;camera photos
  FAT12:\photo\private\ds\app\484E494A\pit.bin
                                                                    :camera info
 FAT12:\photo\private\ds\app\484E494A\DCIM\100NIN02\HNI nnnn.JPG;camera frames
And, there's a small 3rd eMMC partition in MBR, but it's left unformatted (the VBR and FAT and everything is left zero-filled).
```

Create PDF in your applications with the Pdfcrowd HTML to PDF API

DSi External SD Card

DSiware games (and browser and flipnote) can be copied to SD card (via System Menu, Data Managment) (however, the DSi doesn't seem to allow to execute files on SD card, so they can be used only if they are copied back to the DSi):

SD:\private\ds\title\4GGGGGGG.bin ; executable/data in one file (encrypted)

```
; list of gamecodes
 SD:\private\ds\title\HNB .lst
Camera data can be copied to SD card (via Nintendo DSi Camera, Options, Copy):
 SD:\DCIM\nnnNIN02\HNI nnnn.JPG
                                                         ;camera photos
 SD:\private\ds\app\484E494A\pit.bin
                                                         ;camera info
 SD:\private\ds\app\484E494A\DCIM\nnnNIN02\HNI nnnn.JPG
                                                         :camera frames
Flipnote "movies" can be also saved on SD card:
 SD:\private\ds\app\4B4755GG\recent10.pls
                                             :Recently saved path/filenames
 SD:\private\ds\app\4B4755GG\mark0.pls
                                             ;Heart sticker path/filenames
 SD:\private\ds\app\4B4755GG\mark1.pls
                                             ;Crown sticker path/filenames
 SD:\private\ds\app\4B4755GG\mark2.pls
                                             ;Music sticker path/filenames
 SD:\private\ds\app\4B4755GG\mark3.pls
                                            ;Skull sticker path/filenames
 SD:\private\ds\app\4B4755GG\001\dirmemo2.lst ;List of all files in folder
 :normal
 SD:\private\ds\app\4B4755GG\YYYYMMDD\NNN\XNNNNN NNNNNNNNNNN NNN.ppm ;backup
 SD:\private\ds\app\4B4755GG\gif\XNNNNN NNNNNNNNNNNN NNN.gif
```

The Nintendo DSi Sound utility can read .AAC (and .M4A) files from SD card (though it doesn't seem to allow to save your own recordings to SD card?).

There appears to be no special folder location, ie. the AAC/M4A files can be anywhere:

```
SD:\...\*.aac
SD:\...\*.m4a
```

DSi Shop and System Update Download URLs

```
http://nus.cdn.t.shop.nintendowifi.net/ccs/download/000300tt4ggggggg/tmd
http://nus.cdn.t.shop.nintendowifi.net/ccs/download/000300tt4ggggggg/cetk
http://nus.cdn.t.shop.nintendowifi.net/ccs/download/000300tt4ggggggg/000000vv
```

The "cetk" file contains the encrypted ticket. The "cetk" file is available only for freeware downloads (eg. system updates). Commercial DSi Shop titles can be downloaded the same way, except that the ticket must be somehow purchased/downloaded separetely.

Nintendo does keep hosting older "00000vv" versions (except, the original version, "00000000" isn't available in all cases; namely if the title was pre-installed on all DSi's then it would be pointless to provide it as update).

NUS Downloader Notation

The homebrew NUS Downloader utility for PCs comes up with its own renaming scheme:

Whereas, "ddd" is same as "000000vv" multiplied by 256 decimal (which is nonsense and redundant). The decrypted ".APP" file is generated only if the "common key" is found in 16-byte file "dsikey.bin".

DSi SD/MMC Images

Filesystem Viewer

no\$gba debug version is allowing to view the filesystem tree from encrypted eMMC images (via menubar: Window, Filesystem), the filesystem viewer is also able to export single files from eMMC and SD images (by double-clicking separate files).

```
XXX currently, the double-clicked file will be saved as "TEMP.TMP", XXX in no$gba folder (there is no "Save as" dialog yet)
```

Emulation

No\$gba emulates read/write-accesses to eMMC images.

Another idea for future would be using files & folders on the PC filesystem instead of a single image file (that might be easier to deal with in some cases, but for the reverse-engineering stage it's better to stick with original authentic images).

Encrypted eMMC Images

no\$gba can emulate up to 12 consoles simultaneously, and expects the eMMC images having following filename(s), in no\$gba folder:

```
DSi-\#.mmc ;eMMC for machine 1..12 (\# = 1..C hex)
```

the eMMC images are encrypted with per-console keys, so decryption won't work without knowing the console ID values. no\$gba expects that info to be stored in a 40h-byte Footer at the end of the file:

```
0000000h .. Encrypted eMMC image (usually 240Mbyte for DSi)
F000000h 16 Footer ID ("DSi eMMC CID/CPU")
F000010h 16 eMMC CID (dd ss ss ss ss 03 4D 30 30 46 50 41 00 00 15 00)
F000020h 8 CPU/Console ID (nn n1 nn nn nn nn xn 08)
F000028h 24 Reserved (zerofilled)
```

Alternately, the "footer" can be stored in the zerofilled area at eMMC offset FF800h..FF83Fh (using that area, the data can be kept in place even when using other tools; that were getting confused by the data appended at end of file).

SD Card Images

no\$gba supports SD Card images in similar fashion as above eMMC images, but without needing any footer since there's encryption on SD cards. The image should contain a pre-formatted MBR and FAT (as real SD cards do).

```
DSi-\#.sd ;SD Card for machine 1..12 (\# = 1..C hex)
```

note: no\$gba does currently support only 128MB SDSC images (the CID, CSD, OCR, SCR, SSR registers are hardcoded for images with 125698048 byte size), there is a .zip file with an empty pre-formatted SD image in the no\$gba package (if you want to use that image: unzip it to the no\$gba folder).

Dumping eMMC Images

DSiware exploits like sudokuhax are allowing to access SD/MMC hardware (so one could simply copy all eMMC sectors to a file on SD Card). Unfortunately, most/other exploits don't have SD/MMC access, so dumping would work only when the eMMC chip to a SD/MMC card reader. For details, see:

AUX DSi SD/MMC Pin-Outs

For obtaining the Console IDs, see:

DSi Console IDs

DSi SD/MMC DSiware Files on Internal eMMC Storage

DSiware games (downloaded from DSi Shop), and pre-installed System Tools are consisting of following files:

FAT16:\title\000300tt\4ggggggg\content\000000vv.app ;executable (decrypted)

Contains the executable, with same header as used in Cartridge ROM images, and usually with a NitroROM File System (ie. a second virtual filesystem inside of the FAT16 filesystem).

DSi Cartridge Header

DS Cartridge NitroROM and NitroARC File Systems

Note: There are also three non-executable ".app" files without cartridge headers (Wifi Firmware, Version Data, and DS Cart Whitelist).

FAT16:\title\000300tt\4ggggggg\data\public.sav ;size as carthdr[238h]

FAT16:\title\000300tt\4ggggggg\data\private.sav ;size as carthdr[23Ch]

These files can contain whatever save data. The .sav files are usually containing a FAT12 with its own VBR, FAT, and Directories (so they use some virtual FAT12 inside of the real FAT16).

When exporting a game to SD Card (via System Settings, Data Managment), then public.sav (eg. used by Flipnote) will be included in the exported image, whilst private.sav (eg. used by DSi Browser) won't be included.

FAT16:\title\000300tt\4ggggggg\data\ec.cfg ;dsi shop only

Whatever extra file, encrypted, 134h bytes, used by DSi Shop only.

FAT16:\title\000300tt\4ggggggg\data\banner.sav ;if carthdr[1BFh].bit2=1

Custom icon, used by some games to indicate the game progress. Format is similar as Icon/Title, but containing only animated icon data (without title). For details, see:

DS Cartridge Icon/Title

FAT16:\title\000300tt\4ggggggg\content\title.tmd;tmd (520 bytes)

FAT16:\ticket\000300tt\4ggggggg.tik (encrypted) ;ticket (708 bytes)

FAT16:\ticket\000300tt\00000000.tik (encrypted); multi-tik? (N*708 bytes?)

These files do contain title metadata (.tmd) and tickets (.tik).

DSi SD/MMC DSiware Tickets and Title metadata

The .tik files are encrypted with ES Block Encryption (using same key X/Y as for dev.kp):

Caution: There are some ways to modify .tmd files, but that can cause the whole title to be deleted when starting one of the following three tools:

Data Management (in System Settings), DSi Shop, and 3DS transfer tool

These tools will delete the titles "content" folder (with .app and .tmd files) and the "data" folder (with .sav files). As a workaroung: Set read-only attribute for .tmd and .app files (the deletion aborts once when hitting a read-only file; with the files being processed as ordered in the directory).

Note: Tickets are kept stored in eMMC even after deleting titles (that's allowing to redownload the titles for free; at least that's been the case when the DSi shop was still online).

Below "wrap.bin" and "menusave.dat" files are containing lists of installed titles, however, it isn't necessary to edit those files when manually installing .tmd/.app/.tik files.

FAT16:\shared2\launcher\wrap.bin (16Kbytes)

```
Contains a list of installed DSiware Title IDs (in no specific order).
```

```
0000h 14h SHA1 on entries [014h..03Fh]
0014h 14h SHA1 on entries [040h..177h]
0028h 4 ID ("APWR") (aka 'WRAP' with mis-ordered letters)
002Ch 4 Size of entries at [040h..177h] (00000138h, aka 39*8)
0030h 10h Zerofilled
0040h 138h Space for 39 Title IDs (as at cart[230h]) (8x00h=unused entry)
0178h 3E88h Unknown (looks like random/garbage, or encrypted junk)
```

FAT16:\title\00030017\484e41gg\data\private.sav:\menusave.dat (System Menu)

This private sav file contains a 4000h-byte FAT12 image. The FAT12 contains only one file: menusave dat (154h bytes), containing a list of Title IDs (and their sort-order how they are arranged in System Menu; users can drag the icons to rearrange their ordering):

```
0000h 4 ID ("TSSV")
0004h 4 Zerofilled (used somehow, can be nonzero?)
0008h 2 CRC16 on [000h..0153h], initial value 5356h, assume [008h]=0000h
000Ah 6 Zerofilled
0010h 39x8 Title IDs (gg,gg,gg,tt,00,03,00) (0=NDS CartSlot or Unused)
0148h 8 Zerofilled
0150h 4 Index of NDS CartSlot Entry (0..39)
```

The current selection isn't stored in this file (instead, the Title ID of the most recently selected title is stored in the TWLCFGn.dat files).

Note that the "Nintendo Zone" utility isn't included in this list (even though it's present in title & ticket folders, and listed in wrap.bin).

The System Menu works even if data\private.sav doesn't exist (however, the sort-order is stored only if data\private.sav does exist).

DSi SD/MMC DSiware Files on External SD Card (.bin aka Tad Files)

The DSi can export applications from NAND to SD (via System Settings --> Data Managment). The ".bin" files created on SD are using the "Tad file structure", and alongsides, there's a "HNB_.lst" file containing a list of game codes.

SD:\private\ds\title\HNB .lst (list of gamecodes)

```
000h 1200 List of 300 gamecodes, spelled backwards (or zero = unused entry)
4B0h 1 Language (0=Jap, 1=Eng, 2=Fre, 3=Ger, 4=Ita, 5=Spa, 6=Chi, 7=Kor?)
4B1h 3 Zero
4B4h 2 CRC16 on entries [000h..4B3h] (with initial value FFFFh)
4B6h 2 Zero
```

For example, "VUGK" in HNB_.lst would indicate gamecode KGUV aka "Flipnote Studio" for EUR/AUS regions. And the corresponding SD Card file would be "SD:\private\ds\title\4B475556.bin" (with the 4-letter gamecode encoded as 8-digit uppercase HEX number). The full 16-digit on eMMC storage would be "00030004\4b475556" (in lowercase, and with the "00030004" implied for the DSiWare folder; files from system folders cannot be exported to SD Card). The Language byte reflects the System Settings's language selection at time when the HNB_.lst was created or modified (unknown why that info is stored in the file).

SD:\private\ds\title\4GGGGGGG.bin (encrypted executable/data in one file)

```
Offset Size Key Description
000000h 4000h+20h FIX Icon/Title
004020h B4h+20h FIX Header
0040F4h 440h+20h FIX Footer (certificates/hashes)
004554h 208h+20h VAR title.tmd (usually 208h bytes; but could be bigger)
00477Ch size+N*20h VAR 000000vv.app
... 0 ? seven N/A parts (unknown if/when they are used)
... size+N*20h FIX public.sav (if any)
... ? banner.sav (if any)
```

ES Block Encryption is used to encrypt the header block, footer block, and the 11 content parts. Each are their own seperate ES blocks.

DSi ES Block Encryption

Without knowing the console-specifc Port[4004D00h] value, the data could be decrypted only by the DSi console that has originally exported the file to SD card.

However, Nintendo has somehow (maybe accidently) managed to store the Port[4004D00h] value as 16-digit ASCII string in the "TW cert"; which can be decrypted right from the SD card file (as done by the homebrew "dsi srl extract" utility).

Decrypted Icon/Title (at 0000h, size 4000h)

```
0000h 23C0h Icon/Title (usually 23C0h bytes) ;see carthdr[068h,208h] 23C0h 1C40h Zerofilled (padding to get 4000h byte size)
```

Decrypted Header block (at 4020h, size B4h)

```
Fixed ID "4ANT" (aka TNA4, spelled backwards)
000h 4
004h 2
            Maker Code, spelled backwards ("10"=Nintendo) :carthdr[010h]
006h 1
            Zero
007h 1
            Title version (vv)
                                                          ;carthdr[01Eh]
            DSi MAC Address, spelled backwards
008h 6
                                                          ;wifi flash[036h]
00Eh 2
010h 16
            Some console ID from HWINFO N.dat
                                                          ;datfile[8Ch..9Bh]
020h 8
            Title ID (gg gg gg gg 04 00 03 00)
                                                          ;carthdr[230h]
028h 4
            Size of title.tmd
                                (usually 208h+20h)
02Ch 4
            Size of 000000vv.app (size+N*20h)
                                                          ;carthdr[210h]
030h 4*7
            Size of seven N/A parts (0)
04Ch 4
            Size of public.sav (size+N*20h)
                                                          ;carthdr[238h]
050h 4
            Size of banner.sav? (usually 0)
                                                   ;carthdr[1BFh].bit2=1
054h 8 * 4 List of eight Content IDs in same order as title.tmd
            Reserved section per tmds, uh? (mostly zero, plus garbage?)
074h 0x3e
0B2h 2
            Unknown (zero)
```

Decrypted Footer block (at 40F4h, size 460h)

```
000h 20
              SHA1 of Icon/Title
 014h 20
              SHA1 of TNA4
 028h 20
              SHA1 of title.tmd
 03Ch 20
              SHA1 of 000000vv.app
              SHA1 of seven N/A parts (unused, can be whatever garbage)
 040h 20*7
 0DCh 20
              SHA1 of public.sav
 0F0h 20
              SHA1 of banner.sav
              ECC signature of [000h..103h] with AP cert
 104h 3Ch
 140h 180h
              AP cert, signed by TW cert
              TW cert, specific to a console (see dev.kp)
 2C0h 180h
More in depth, the above two cert's look as so:
 140h 4
           Signature Type (00,01,00,02) (ECC, sect233r1, non-RSA) ;\
 144h 3Ch Signature Hex numbers... across... below?
                                                                    ; AP cert
 180h 40h Signature padding/alignment (zerofilled)
                                                                    ; 180h-byte
 1C0h 40h Signature Name "Root-CA..-MS..-TW..-08..", 00h-padded
```

```
"Root-CA00000001-MS00000008-TWxxxxxxxx-08nnnnnnnnnnnnnn";
200h 4
         Key Type (00,00,00,02)
                                    (ECC, sect233r1, non-RSA)
204h 40h Key Name "AP00030015484e42gg", 00h-padded ;sys.settings ;
         Key Random/time/type/flags/chksum? ;<-- ZERO here</pre>
244h 4
248h 3Ch Key Public ECC Key (point X,Y) (random/per game?)
284h 3Ch Key padding/alignment (zerofilled)
         Signature Type (00,01,00,02) (ECC, sect233r1, non-RSA) ;\
2C0h 4
2C4h 3Ch Signature Hex numbers... across... below?
                                                             ; TW cert
300h 40h Signature padding/alignment (zerofilled)
                                                             : 180h-bvte
340h 40h Signature Name "Root-CA00000001-MS00000008", 00h-padded; (same as
         Key Type (00,00,00,02)
                                    (ECC. sect233r1. non-RSA) : dev.kp.
380h 4
: excluding
3C4h 4
         Key Random/time/type/flags/chksum?
                                                             ; private
3C8h 3Ch Key Public ECC Key (point X,Y)
                                                             ; key)
404h 3Ch Key padding/alignment (zerofilled)
```

Much like the Wii, the DSi carries with it a private ECC key that it can use to sign things, and a certificate signed by Nintendo that attests to the fact that the public ECC key belongs to a genuine DSi.

DSi SD/MMC DSiware Files from Nintendo's Server

http://nus.cdn.t.shop.nintendowifi.net/ccs/download/000300tt4ggggggg/000000vv

```
The "000000vv" file contains the ".app" file (in encrypted form).
                            (AES-CBC encrypted, raw)
           "000000vv"
 Server:
                            (decrypted, raw)
 eMMC:
           "000000vv.app"
 SD Card: "GGGGGGGG.bin" (ES-block encrypted, with extra data)
First, the encrypted Title Key must be decrypted (via AES-CBC):
 KEY[00h..0Fh] = Common Kev (AF.1B.F5.16...)
                                                        :from ARM7BIOS
 IV[00h..07h] = Title ID (00,03,00,tt,gg,gg,gg,gg) ; from tik/cetk[1DCh]
 IV[08h..0Fh] = Zerofilled
                                                        :padding
 Input: Encrypted Title Key
                                                        :from tik/cetk[1BFh]
 Output: Decrypted Title Key
                                                        ; for use in next step
Then, the actual executable/file can be decrypted (also via AES-CBC):
 KEY[00h..0Fh] = Decrypted Title Key
                                                        :from above step
 IV[00h..01h] = Usually Zero (or "Index" from tmd?) ;from tmd[1E8h+N*24h] ?
 IV[02h..0Fh] = Zerofilled
                                                        ;padding
                                                        ;from http download
 Input: Encrypted file "000000vv"
 Output: Decrypted file "000000vv.app"
                                                        ;saved on eMMC
```

The above decryption steps do require a big-endian AES-CBC software implementation (the DSi hardware supports only little-endian, and it supports only AES-CTR and AES-CCM, and, especially, it supports only the "encrypt" key schedule, whilst AES-CBC would require a different "decrypt" key schedule).

http://nus.cdn.t.shop.nintendowifi.net/ccs/download/000300tt4ggggggg/cetk

http://nus.cdn.t.shop.nintendowifi.net/ccs/download/000300tt4ggggggg/tmd

http://nus.cdn.t.shop.nintendowifi.net/ccs/download/000300tt4ggggggg/tmd.nn

These files do contain tickets ("cetk"), and title metadata ("tmd" for newest version, plus "tmd.nn" for older versions; with nn=0,1,256,257,512 and the like). DSi SD/MMC DSiware Tickets and Title metadata

The "cetk" file is available only for free system updates (not for titles sold commercially in DSi Shop).

Downloading

The files can be downloaded with normal web browsers. The homebrew "NUS Downloader" utility is also allowing to download those files (and to decrypt them, provided that the "cetk" is available).

For free system updates, tickets can be downloaded as "cetk" files. For titles sold commercially in DSi ship, tickets must be purchased somehow differently. For example, the updates for DSi System Settings (EUR) can be downloaded from:

http://nus.cdn.t.shop.nintendowifi.net/ccs/download/00030015484e4250/tmd

http://nus.cdn.t.shop.nintendowifi.net/ccs/download/00030015484e4250/cetk

http://nus.cdn.t.shop.nintendowifi.net/ccs/download/00030015484e4250/00000002

http://nus.cdn.t.shop.nintendowifi.net/ccs/download/00030015484e4250/00000003

The tmd and cetk files are unencrypted. The 00000002 and 00000003 files are encrypted executables (containing System Settings v2 and v3).

Older Versions

Nintendo is usually keeping older "000000vv" files on their server, so one could still download those older versions.

The oldest/original version would be usually "00000000", however, in case of system files that are pre-installed on all consoles, only later versions are available as updates (ie. starting with "00000001", or for some reason, with "00000002", in case of system settings).

The tmd/cetk files are available only for the newest version (meaning that some cosmetic values like title size & title version are adjusted for the newest version; the cetk's AES-CBC key usually doesn't change for updates, so older versions can be still decrypted with newer cetk's).

Older versions are usually deleted on internal eMMC storage, so only the "000000vv.app" file exists.

DSi SD/MMC DSiware Tickets and Title metadata

Below describes the "raw" ticket+tmd formats. For more info on the data being stored/encrypted in various locations, see these chapters:

DSi SD/MMC DSiware Files on Internal eMMC Storage

DSi SD/MMC DSiware Files on External SD Card (.bin aka Tad Files)

DSi SD/MMC DSiware Files from Nintendo's Server

Ticket (cetk aka .tik)

Tickets exist as "cetk" files (as found on Nintendo's server), and as ".tik" files (as found in nand/ticket folder):

Server: "cetk" unencrypted, 2468 bytes (2A4h+700h), tik+certificate

```
N/A, tickets aren't exported to SD card
Tickets are used for decrypting downloads from DSi shop. They are essentially containing a 16-byte AES-CBC decryption key, plus signatures and some other
stuff.
            Signature Type (00h,01h,00h,01h) (100h-byte RSA)
 000h 4
 004h 100h Signature RSA-OpenPGP-SHA1 across 140h..2A3h
 104h 3Ch Signature padding/alignment (zerofilled)
 140h 40h Signature Name "Root-CA00000001-XS00000006", 00h-padded
 180h 3Ch ECDH data for one-time installation kevs? :zero for free tik's
 1BCh 3
 1BFh 10h Encrypted AES-CBC Title Key
 1CFh 1
            Zero
 1D0h 8
            Ticket ID (00,03,xx,xx,xx,xx,xx,xx)?
            Console ID (see dev.kp "TWxxxxxxxx", zero for free system updates)
 1D8h 4
 1DCh 8
            Title ID
                           (00,03,00,17,"HNAP")
                                                                  :cart[230h]
 1E4h 2
            Zero (Wii: mostly FFFFh)
            Title Version (vv,00) (LITTLE-ENDIAN!?)
                                                          ;NEWEST ;cart[01Eh]
 1E6h 2
 1E8h 4
            Zero (Wii: Permitted Titles Mask)
 1ECh 4
            Zero (Wii: Permit mask)
            Zero (Wii: Allow Title Export using PRNG key, 0=No, 1=Yes)
 1F0h 1
            Zero (Wii: Common Key Index, 0=Normal, 1=Korea) (DSi: Always 0)
 1F1h 1
 1F2h 2Fh Zero
            Unknown (01h) (Wii: Unknown, 00h=Non-VC, 01h=VC)
 221h 1
            FFh-filled (Wii: Content access permissions, 1 bit per content)
 222h 20h
            00h-filled (Wii: Content access permissions, 1 bit per content)
 242h 20h
 262h 2
            Zero
                   ;Wii: Time Limit Enable (0=Disable, 1=Enable)
 264h 4
            Zero
                  ;Wii: Time Limit Seconds (uh, seconds since/till when?)
            Zero
 268h 4
                  ;Wii: Seven more Time Limits (Enable, Seconds)
 26Ch 38h Zero
 2A4h 700h Certificates (see below) (only in "cetk", not in ".tik)
```

The Launcher checks some of the permission entries, but it doesn't check RSA for tickets, so one can create own/dummy tickets. The Console ID and Title ID might be also unchecked, so one could possibly simply copy/rename existing tickets (from the same console), or decrypt/copy/re-encrypt tickets (from other consoles).

Note: It seems to be possible to store multiple tickets in one .tik file (in that case each ticket is separately encrypted in 2A4h+20h bytes).

708 bytes (2A4h+20h), tik+es block

Title metadata (tmd aka .tmd)

eMMC:

SD Card: N/A

"gggggggg.tik" encrypted,

Title metadata exists as "tmd" file (as found on Nintendo's server), and as ".tmd" file (as found in eMMC title folders), and it's also included in ".bin" files (in files exported to SD cards):

```
Server:
         "tmd"
                        unencrypted, 2312 bytes (208h+700h), tmd+certificate
                        as above, OLDER tmd versions (nn=0,1,256,257,512,etc)
Server:
         "tmd.nn"
eMMC:
         "title.tmd"
                        unencrypted, 520 bytes (208h+0),
SD Card: "GGGGGGGG.bin" encrypted, huge file, contains .app+tmd+sav files
```

Title metadata contains signatures and other useless stuff. One possibly useful feature is that it allows to define more than one "content" per title, however, that feature appears to be only used on Wii. DSi titles are usually having only one content (the ".app" file).

```
000h
                Signature Type (00h,01h,00h,01h) (100h-byte RSA)
004h
            100h Signature RSA-OpenPGP-SHA1 across 140h..207h
            3Ch Signature padding/alignment (zerofilled)
104h
            40h Signature Name "Root-CA00000001-CP00000007", 00h-padded
140h
180h
                Version
            1
                                       (00h)
                ca crl version
181h
                                       (00h)
                signer crl version
182h
                                       (00h)
                            (padding/align 4h)
183h
                Zero
184h
                System Version (0)
                                (00,03,00,17,"HNAP")
18Ch
                Title ID
                                                                 :cart[230h]
194h
                Title Type
                                (0)
198h
            2
                Group ID
                                (eq. "01"=Nintendo)
                                                                 :cart[010h]
                SD/MMC "public.say" filesize in bytes (0=none) :cart[238h]
19Ah
                SD/MMC "private.sav" filesize in bytes (0=none) ;cart[23Ch]
19Eh
1A2h
                Zerofilled
           10h Parental Control Age Ratings
1AAh
                                                                 ;cart[2F0h]
1BAh
            1Eh Zerofilled
1D8h
                Access rights (0)
                Title Version (vv,00) (LITTLE-ENDIAN!?) ; NEWEST ; cart[01Eh]
1DCh
                Number of contents (at 1E4h and up) (usually 00h,01h)
1DEh
1E0h
                boot index
                               (0)
                Zerofilled (padding/align 4h)
1E2h
                               (00,00,00,vv) ;lowercase/hex ;"0000000vv.app"
1E4h+N*24h 4
                Content ID
1E8h+N*24h 2
                Content Index (00,00)
                Content Type (00,01) ;aka DSi .app
1EAh+N*24h 2
                Content Size (00,00,00,00,00,19,E4,00); NEWEST; cart[210h]
1ECh+N*24h 8
1F4h+N*24h 14h Content SHA1 (on decrypted ".app" file); NEWEST
           700h Certificates (see below) (only in "tmd", not in ".tmd)
208h+..
```

The Launcher does verify the .tmd's RSA signature, and uses the Title/Content IDs to create the path/filename for the .app file. The Version, Size, SHA1 entries are not verified, so one could use any .tmd version with any .app version (when renaming the .app to match the .tmd's Content ID, but that'd be a messy solution, and it's better to use the correct .tmd per .app).

Note: title.tmd is usually/always 208h bytes (one content), max permitted size is 49E4h (200h contents), a larger filesize can crash the firmware (used by Unlaunch.dsi exploit).

Certificates (at end of "cetk" and "tmd) (not in ".tik" or ".tmd)

```
184h 428h 38Ch 40h Key Name "XS00000006", 00h-padded
1C4h 468h 3CCh 4
                    Key Random/time/type/flags/chksum?
1C8h 46Ch 3D0h 100h Key Public RSA Key
                    Key Public RSA Exponent? (00,01,00,01)
2C8h 56Ch 4D0h 4
2CCh 570h 4D4h 34h Key padding/alignment (zerofilled)
300h 5A4h 508h 4
                    Signature Type (00h,01h,00h,00h)
304h 5A8h 50Ch 200h Signature
504h 7A8h 70Ch 3Ch Signature padding/alignment (zerofilled)
540h 7E4h 748h 40h Signature Name "Root" (padded with 00h)
                                                                  400h bytes
580h 824h 788h 4
                    Key Type (00,00,00,01) (100h-byte RSA)
584h 828h 78Ch 40h Key Name "CA00000001", 00h-padded
                   Key Random/time/type/flags/chksum?
5C4h 868h 7CCh 4
5C8h 86Ch 7D0h 100h Key Public RSA Key
                   Key Public RSA Exponent? (00,01,00,01)
6C8h 86Ch 8D0h 4
6CCh 970h 8D4h 34h Key padding/alignment (zerofilled)
```

Note: Above certificates should be just a 1:1 copy of the entries in cert.sys.

Note: "XS00000006" or "XS00000003" is found in cetk/tik's, in tmd's it's called "CP00000007".

Notes

The Title Version and Content Size/SHA1 entries are reflecting the NEWEST ".app" version (but the AES-CBC key should usually/always also work for older versions).

The homebrew NUS Downloader utility is saving TMD (520 bytes; with REMOVED certificate) and CETK (2468 bytes; with included certificate).

DSi SD/MMC Firmware dev.kp and cert.sys Certificate Files

FAT16:\sys\cert.sys ;3904 bytes (or 2560 bytes for Korea, or for no-Shop?)

```
Data in this file is same on all retail DSi consoles (even for different regions like US and EUR and KOR).
  000h 300h Public RSA Key "XS00000006" signed by "Root-CA00000001"
  300h 400h Public RSA Key "CA00000001" signed by "Root"
 700h 300h Public RSA Key "CP00000007" signed by "Root-CA00000001"
Below NOT in Korea? Or NOT when notyet connected to DSi Shop?
  A00h 240h Public ECC Key "MS00000008" signed by "Root-CA00000001"
  C40h 300h Public RSA Key "XS00000003" signed by "Root-CA00000001"
The cert.sys for DSi debug version is different:
  000h 300h Public RSA Key "CP00000005" signed by "Root-CA00000002"
  300h 300h Public RSA Key "XS00000006" signed by "Root-CA00000002"
  600h 400h Public RSA Key "CA00000002" signed by "Root"
  A00h 300h Public RSA Key "CP00000007" signed by "Root-CA00000002"
More detailed, the retail version of cert.sys looks as so:
  000h 4
            Signature Type (00,01,00,01) (100h-byte RSA)
                                                                   ;\
```

```
004h 100h Signature RSA-OpenPGP-SHA1 across 140h..2FF
104h 3Ch Signature padding/alignment (zerofilled)
140h 40h Signature Name "Root-CA00000001", 00h-padded
180h 4
          Key Type (00,00,00,01) (100h-byte RSA)
184h 40h Key Name "XS00000006", 00h-padded
1C4h 4
          Key Random/time/type/flags/chksum?
1C8h 100h Key Public RSA Key (92,FF,96,40..)
2C8h 4
          Key Public RSA Exponent? (00,01,00,01)
2CCh 34h Kev padding/alignment (zerofilled)
300h 4
          Signature Type (00,01,00,00) (200h-byte RSA) (!)
304h 200h Signature RSA-OpenPGP-SHA1 across 540h..6FF
504h 3Ch Signature padding/alignment (zerofilled)
540h 40h Signature Name "Root", 00h-padded
          Key Type (00.00.00.01) (100h-byte RSA)
580h 4
584h 40h Key Name "CA00000001", 00h-padded
5C4h 4
          Key Random/time/type/flags/chksum?
5C8h 100h Key Public RSA Key (B2,79,C9,E2..)
6C8h 4
          Key Public RSA Exponent? (00,01,00,01)
6CCh 34h Key padding/alignment (zerofilled)
700h 4
          Signature Type (00,01,00,00) (100h-byte RSA)
704h 100h Signature RSA-OpenPGP-SHA1 across 840h..9FF
804h 3Ch Signature padding/alignment (zerofilled)
840h 40h Signature Name "Root-CA00000001", 00h-padded
880h 4
          Key Type (00,00,00,01) (100h-byte RSA)
884h 40h Key Name "CP00000007", 00h-padded
8C4h 4
          Key Random/time/type/flags/chksum?
8C8h 100h Key Public RSA Key (93,BC,OD,1F...)
          Key Public RSA Exponent? (00,01,00,01)
9C8h 4
9CCh 34h Key padding/alignment (zerofilled)
Below NOT in Korea? Or NOT when notvet connected to DSi Shop?
A00h 4
          Signature Type (00,01,00,01) (100h-byte RSA)
A04h 100h Signature RSA-OpenPGP-SHA1 across B40h..C3F
B04h 3Ch Signature padding/alignment (zerofilled)
B40h 40h Signature Name "Root-CA00000001", 00h-padded
          Key Type (00,00,00,02) (ECC, sect233r1, non-RSA)
B80h 4
B84h 40h Key Name "MS00000008", 00h-padded
BC4h 4
          Key Random/time/type/flags/chksum?
BC8h 3Ch Key Public ECC Key (point X,Y) (01,93,6D,08...)
CO4h 3Ch Key padding/alignment (zerofilled)
C40h 4
          Signature Type (00,01,00,01) (100h-byte RSA)
C44h 100h Signature RSA-OpenPGP-SHA1 across D80h..F3F
D44h 3Ch Signature padding/alignment (zerofilled)
D80h 40h Signature Name "Root-CA00000001", 00h-padded
          Key Type (00,00,00,01) (100h-byte RSA)
DC0h 4
DC4h 40h Key Name "XS00000003", 00h-padded
```

```
D04h 4
           Key Random/time/type/flags/chksum?
 E08h 100h Key Public RSA Key (AD,07,A9,37...)
 F08h 4
           Key Public RSA Exponent? (00,01,00,01)
 FOCh 34h Key padding/alignment (zerofilled)
Cert chain for the DSi. Contains certificates with signed keys:
                             used for signing the four certificates below
 Root - CA00000001:
 Root-CA00000001-CP000000007: used for signing TMDs ("Content Protection"?)
 Root-CA00000001-MS00000008: used for signing per-console ECC keys ("Master"?)
 Root-CA00000001-XS00000003: used for signing tickets from the DSiWare Shop
 Root-CA00000001-XS00000006: used for signing (common) tickets ("access"?)
A similar file with the same name exists on the Wii
FAT16:\sys\dev.kp ;446 bytes (encrypted), 414 bytes (when decrypted)
The dev.kp file is encrypted with ES Block Encryption (using same key X/Y as for .tik files):
 KEY X[00h..03h] = 4E00004Ah
 KEY X[04h..07h] = 4A00004Eh
                                                      : same as for Tad
 KEY X[08h..0Bh] = Port[4004D00h+4] xor C80C4B72h
 KEY X[0Ch..0Fh] = Port[4004D00h+0]
 KEY Y[00h..0Fh] = Constant (E5,CC,5A,8B,...) ; from ARM7BIOS
DSi ES Block Encryption
The decrypted dev.kp contains following entries:
           Signature Type (00,01,00,02) (ECC, sect233r1, non-RSA) ;\
 000h 4
 004h 3Ch Signature Hex numbers... across... below?
 040h 40h Signature padding/alignment (zerofilled)
 080h 40h Signature Name "Root-CA00000001-MS00000008", 00h-padded;
           Key Type (00,00,00,02)
 0C0h 4
                                   (ECC, sect233r1, non-RSA)
 0C4h 40h Key Name "TWxxxxxxxx-08nnnnnnnnnnnnnnnnn, 00h-padded
           Key Random/time/type/flags/chksum?
 104h 4
 108h 3Ch Key Public ECC Key (point X,Y)
                                               :<-- public kev
 144h 3Ch Key padding/alignment (zerofilled)
 180h 1Eh Key Private ECC Key
                                               :<-- private kev :/
"TW" might be for DSi only (ie. it might be different on DSi XL or 3DS?)
 "xxxxxxxx" is 8-digit lower-case hex number (unknown where from; for .tik)
 "08nnnnnnnnnnnnn" is 16-digit lower-case hex number (from Port 4004D00h)
Example:
 Signature across rest of block -- type = 0x00010002, ECC
 0000000: 00 01 00 02 00 db da 21 3b e1 f1 bf bb 4d dc 1d
 0000010: 60 29 da 19 42 le 66 4f a8 e5 27 a1 d4 ea 46 7d
 0000020: 9b b4 00 95 c5 0d e8 fa ef a7 8d e9 bc 54 da c1
 0000030: 24 94 0b 7c ad a8 61 d5 05 97 c2 64 38 ad 18 f9
```

```
Key used to sign this cert (Root-CA00000001-MS00000008)
0000080: 52 6f 6f 74 2d 43 41 30 30 30 30 30 30 30 31 2d
                                 Root-CA0000001-
0000090: 4d 53 30 30 30 30 30 30 38 00 00 00 00 00 00
                                  MS00000008
Console ID string
00000c0: 00 00 00 02 54 57 63 37 39 64 63 65 63 39 2d 30
                                  ....TWc79dcec9-0
00000d0: 38 61 32 30 32 38 37 30 31 30 38 34 31 31 38 00
                                 8a2028701084118.
Public ECC key (30 bytes, starting at 0x108)
0000100: 00 00 00 00 6f dd de 42 01 e0 34 a3 19 bc a9 af
0000110: 50 fe 8a ac 75 08 07 a9 3a 2c 21 51 93 ae 4a 90
0000120: 6e 62 41 f1 a2 fe 00 00 3d 0a 13 97 da 53 17 98
0000130: 69 38 65 67 ca f4 9c 87 ec 44 b7 eb d0 ec b8 3d
0000140: 23 cf 7a 35 00 00 00 00 00 00 00 00 00 00 00 00
Private per-console ECC key, used for signing files on SD
0000180: 01 12 9d e0 77 82 44 d3 ee 99 ad ce e5 fa fa ed
```

Note that the console id itself is burned in an OTP area of the TWL CPU, and changing the contents of this file will not actually change the console id. This file contains the unique per-console ECC private-public key pair, along with a certificate issued by Nintendo.

This file is created by the DSi Shop, with data from a SOAP reply. The SOAP request data includes the hw console id, and the 0x100-byte RSA signature stored in NAND file "HWID.sgn". Trying to send that request would require a NAND dump, but when you have a NAND dump already sending that request is pointless since you can grab dev.kp from NAND.

Sending that request is pointless anyway since the dev.kp data from the server is random. The returned dev.kp data from the server for the EC private/public keys are random, the ticket consoleID immediately following TW before - in the tweert keyid is random as well. DSi Shop and System Settings don't contain any code for deleting dev.kp. If you try to delete/rename dev.kp manually from NAND a new dev.kp will be generated by the shop, but then the server will return an error since the server account public dev.kp cert won't match.

Data management can't be accessed when dev.kp doesn't exist since you'd have no tweer to sign/verify tads with, like when you never connected the DSi Shop server.

0000190: c9 ab 8e al f9 b5 c8 14 3c 74 74 f8 19 3a

DSi SD/MMC Firmware Font File

FAT16:\sys\TWLFontTable.dat;843.1K (D2C40h bytes) (compressed) (Normal) FAT16:\sys\TWLFontTable.dat;158.9K (27B80h bytes) (compressed) (Korea)

This file contains LZrev-compressed fonts in the NFTR (Nitro font) format.

This is the only real long filename that exceeds the 8.3 limit on the DSi (alternate short name is TWLFON~1.DAT). DSi software is often using a virtual filename "nand:/<sharedFont>" on ARM9 side, which is then replaced by "nand:/sys/TWLFontTable.dat" on ARM7 side.

Nintendo only allows developers to use these fonts for NAND applications. Card applications may not use these fonts.

```
80h RSA-SHA1 on entries [0080h..009Fh] (23h.8Bh.F9h.08h....)
0000h
                Date? (00h,31h,07h,08h=Norm, 27h,05h,09h=Korea)
0080h
0084h
                Number of NFTR resources (3=Norm, 9=Korea)
0085h
                Zerofilled
                Unknown (0=Norm, 5=Korea)
0086h
0087h
                Zerofilled
008Ch
           14h SHA1 on below resource headers at [00A0h+(0..NUM*40h-1)]
00A0h+N*40h 20h Resource Name in ASCII, padded with 00h
                Compressed Resource Size in .dat file ;\compressed
00C0h+N*40h 4
00C4h+N*40h 4
                Compressed Resource Start in .dat file ;/
00C8h+N*40h 4
                Decompressed Resource Size
                                                        ;-decompressed
00CCh+N*40h 14h SHA1 on Compressed Resource at [Start+0. Size-1]
                Compressed Font Resources (with 16-byte alignment padding)
```

The resources are containing the same font thrice (at three different sizes), normal consoles have only three resources (0,1,2), korean consoles have nine resources (6,7,8) used, plus zerofilled 40h-byte entries for resource 0-5). The name strings of the resources are:

All characters have proportional width (as defined in the Character Width chunk), eg. the width of the 16x21 font can be max 16 pixels (plus spacing), but most of the characters are less than 16 pixels wide.

The character numbers in the Char Map chunks are 16bit Unicode, supporting ASCII, plus extra punctuation marks, european letters with accent marks, greek, cyrillic, math symbols, and thousands of japanese letters. There are also some custom nintendo-specific symbols (like buttons and Wii symbols).

China/Japan

Unknown if chinese DSi's are containing a different font file, or an extra font file.

Unknown if the japanese letters are actually legible (especially for the smaller font sizes).

LZrev Compressed Font Resource Format

- .. uncompressed area (usually 15h bytes)
- ... compressed area (decompressed backwards)
- .. footer: padding (to 4-byte boundary)
- footer: size of footer+compressed area (offset to compressed.bottom)
- footer: size of footer (offset to compressed.top)
- 4 footer: extra DEST size (offset to decompressed.top)
- .. zeropadding to 10h-byte boundary

LZ Decompression Functions

The original decompression function can be found in Flipnote (EUR) at address 20BF8E4h (which is mainly doing error checking, and then calling the actual decompression function at 20BF938h) (Flipnote does also contain several custom fonts, the TWLFontTable.dat file is used only for Flipnote's "Help" function).

Nitro Font Resources

The format of the decompressed data is Nintendo's standard Nitro Font format:

DS Cartridge Nitro Font Resource Format

DS Cartridge Nitro Font Resource Format

Nitro Font Resource File formats (compressed & uncompressed)

Nitro Fonts are often found as .NFTR or .ZFTR files (within NitroROM filesystems). The DSi firmware does additionally contain Nitro Fonts in a .dat file (in the eMMC FAT16 filesystem).

- .NFTR Raw uncompressed Nitro Font Resource
- .ZFTR LZ11-compressed Nitro Font Resource
- .dat Archive with three LZrev-compressed Nitro Font Resources (used on DSi)

The .ZFTR files are containing a 4-byte compression header, followed by the compressed data (starting with the first compression flag byte, following by the first chunk header). For details, see:

LZ Decompression Functions

The DSi's "\sys\TWLFontTable.dat" contains three fonts, using a special LZ compression variant (with the data decompressed backwards, starting at highest memory address). For details, see:

DSi SD/MMC Firmware Font File

Either way, the decompressed fonts are looking as follows:

Nitro Font Resource Header Chunk

- 00h 4 Chunk ID "RTFN" (Nitro Font Resource)
- 04h 2 Byte Order (FEFFh) (indicates that above is to be read backwards)

```
06h 2
                         (0100h..0102h) (usually 0101h or 0102h)
  08h 4
          Decompressed Resource Size (000A3278h) (including the NFTR header)
           Offset to "FNIF" Chunk, aka Size of "RTFN" Chunk (0010h)
 0Ch 2
          Total number of following Chunks (0003h+NumCharMaps) (0018h)
 0Eh 2
Font Info Chunk
```

```
00h
             Chunk ID "FNIF" (Font Info)
04h
             Chunk Size (1Ch or 20h)
08h
             Unknown/unused (zero)
09h xxx 1
             Heiaht
                                          ;or Height+/-1
             Unknown (usually 00h, or sometimes 1Fh)
0Ah xxx 1
             Unknown/unused (zero)
0Bh
                             ;\or Width+1
0Dh xxx 1
             Width
0Eh xxx 1
             Width bis (?) ;/
             Encoding (0=UTF8, 1=Unicode, 2=SJIS, 3=CP1252) (usually 1)
0Fh
            Offset to Character Glyph chunk, plus 8
10h
        4 Offset to Character Width chunk, plus 8
14h
        4 Offset to first Character Map chunk, plus 8
18h
1Ch
         (1) Tile Height
                                                        ;\present only
                                                        ; when above
1Dh xxx
        (1) Max Width or so \pm/-?
                                                        ; Chunk Size = 20h
         (1) Underline location
1Eh
         (1) Unknown/unused (zero)
1Fh
                                                        :/(version 0102h)
```

Character Glyph (Tile Bitmaps)

```
Chunk ID "PLGC" (Character Glyph)
00h
04h
            Chunk Size (10h+NumTiles*siz+padding)
08h
            Tile Width in pixels
09h
            Tile Height in pixels
            Tile Size in bytes (siz=width*height*bpp+7)/8)
0Ah
0Ch
            Underline location
            Max proportional Width including left/right spacing
0Dh
            Tile Depth (bits per pixel) (usually 1 or 2, sometimes 3)
0Eh
0Fh
        1 Tile Rotation (0=None/normal, other=see below)
        ... Tile Bitmaps
10h
         ... Padding to 4-byte boundary (zerofilled)
```

All tiles are starting on a byte boundary. However, the separate scanlines aren't necessarily byte-aligned (for example, at 10pix width, a byte may contain rightmost pixels of one line, followed by leftmost pixels of next line).

Bit7 of the first byte of a bitmap is the MSB of the upper-left pixel, bit6..0 are then containing the LSB(s) of the pixel (if bpp>1), followed by the next pixels of the scanline, followed by further scanlines; the data is arranged as straight Width*Height bitmap (without splitting into 8x8 sub-tiles).

Colors are ranging from Zero (transparent/background color) to all bit(s) set (solid/text color).

The meaning of the Tile Rotation entry is unclear (one source claims 0=0', 1=90', 2=270', 3=180', and another source claims 0=0', 2=90', 4=180', 6=270', and for both sources, it's unclear if the rotation is meant to be clockwise or anti-clockwise).

Character Width

```
00h
             Chunk ID "HDWC" (Character Width)
             Chunk Size (10h+NumTiles*3+padding)
04h
08h
             First Tile Number (should be 0000h)
             Last Tile Number (should be NumTiles-1)
0Ah
0Ch
             Unknown/unused (zero)
10h+N*3 1
            Left Spacing (to be inserted left of character bitmap)
            Width of Character Bitmap (excluding left/right spacing)
11h+N*3 1
            Total Width of Character (including left/right spacing)
12h+N*3 1
         ... Padding to 4-byte boundary (zerofilled)
```

Defines the proportional character width for each tile. Entry [11h+N*3] defines the width of the non-transparent character area (which left-aligned in the Tile Bitmap; any further pixels in the Bitmap are unused/zero). The other two entries define the left/right spacing that is needed to be added to the character.

Character Map(s) - Translation Tables for ASCII/JIS/etc to Tile Numbers?

```
Chunk ID "PAMC" (Character Map)
 00h
               Chunk Size (14h+...+padding)
 04h
               First Character (eq. 0020h=First ASCII Char)
 08h
              Last Character (eq. 007Eh=Last ASCII Char)
 0Ah
               Map Type (0..2, for entry 14h and up, see there)
 0Ch
               Offset to next Character Map, plus 8 (0=None, no further)
 10h
For Map Type0, Increasing TileNo's assigned to increasing CharNo's:
               TileNo for First Char (and increasing for further chars)
 14h
               Padding to 4-byte boundary (zerofilled)
 16h
For Map Type1, Custom TileNo's assigned to increasing CharNo's:
               TileNo's for First..Last Char (FFFFh=None; no tile assigned)
 14h+N*2 2
           0/2 Padding to 4-byte boundary (zerofilled)
For Map Type2, Custom TileNo's assigned to custom CharNo's:
               Number of following Char=Tile groups...
 14h
 16h+N*4 2
               Character Number
 18h+N*4 2
               Tile Number
               Padding to 4-byte boundary (zerofilled)
```

These chunks are containing tables for translating character numbers (eg. Unicode numbers, or whatever format is selected in the Font Info chunk) to actual Tile Numbers (ie. the way how tiles are ordered in the Glyph and Width chunks).

Font files can contain several Character Map chunks (eg. some Type0 chunks for Char 0020h..007Eh and Char 00A0h..00FFh, plus some Type1 chunks for areas like Char 037Eh..0451h, plus one large Type2 chunk for everything that wasn't defined in the other chunks; the First/Last Character entries are don't care for Type2, they are usually set to First=0000h and Last=FFFFh in that case). Characters that are NOT included in any of the tables should be treated as undefined (as so for any characters that are assigned as Tile=FFFFh in Type1 chunks).

Unicode character numbers are stored as 16bit values. Unknown how other character numbers like UTF8 or SJIS are stored.

LZ Decompression Functions

LZSS and LZ11 - Decompression for BIOS/SWI and ZFTR Font Files

Below function can decompress LZSS data (as used by BIOS SWIs), and the LZ11 variant (with 11h in the header; as used by ZFTR font files, but not being compatible with the BIOS SWI functions on neither GBA nor NDS nor DSi).

```
typ=byte[src], fin=dst+(word[src]/100h), src=src+4
@@collect more:
flagbits=[src], src=src+1, numflags=8
@decompress lop:
if dst>=fin then goto @@decompress done
 if numflags=0 then goto @@collect more
 numflags=numflags-1, flagbits=flagbits*2
 if (flagbits AND 100h)=0 then
  [dst]=[src], dst=dst+1, src=src+1
 else
  if typ=10h
                     ;LZSS (BIOS SWI compatible)
    len=3
  elseif typ=11h ;LZ11 (special extended format)
    if [src]/10h>1 then len=001h
    if [src]/10h<1 then len=011h+([src] AND 0Fh)*10h, src=src+1
    if [src]/10h=1 then len=111h+([src] AND 0Fh)*1000h+[src+1]*10h, src=src+2
  endif
  len=len+[src]/10h, disp=001h+([src] AND 0Fh)*100h+[src+1], src=src+2
  for i=1 to len, [dst]=[dst-disp], dst=dst+1, next i
 endif
 goto @@decompress lop
@@decompress done:
 ret
```

The LZSS variant (but not LZ11) can be decompressed by BIOS SWI functions:

BIOS Decompression Functions

LZrev - Reverse Decompression for DSi Font (TWLFontTable.dat)

This function resembles LZSS, but with src/dst processed in reversed order (starting at highest memory location). Further differences are that the header is replaced by a footer, and, weirdly, data is copied from "disp+3" instead of "disp+1", and, the decompression is intended to use a single buffer for src/dst (so the source data will be overwritten during decompression) (in order to avoid overwriting still unprocessed data, some bytes near start of file are usually left uncompressed, eg. for the font files, decompression usually ends at fin=buf+15h rather than at fin=buf+0).

```
flagbits=[src], src=src-1, numflags=8
@@decompress_lop:
    if src<=fin then goto @@decompress_done
    if numflags=0 then goto @@collect_more
    numflags=numflags-1, flagbits=flagbits*2
    if (flagbits AND 100h)=0 then
      [dst]=[src], dst=dst-1, src=src-1
    else
      len=([src]/10h)+3, disp=([src] AND 0Fh)*100h+([src-1])+3, src=src-2
      for i=1 to len, [dst]=[dst+disp], dst=dst-1, next i
    endif
    goto @@decompress_lop
@@decompress_done:
    ret</pre>
```

DSi SD/MMC Firmware Log Files

FAT16:\sys\log\shop.log (32 bytes)

0000h 20h Zerofilled

Unknown if this file can contain anything else.

FAT16:\sys\log\product.log (573 bytes)

```
Contains some ASCII text with version, date (YY/MM/DD), and time (HH:SS) info (using 0Ah as CRLF):
  0,BOARD,START,1.5,09/01/14,14:52,000055,
  0,BOARD,OK,1.5,09/01/14,14:53,000055,
  0, TP CAL, OK, 2.0, , , (647 811) - (3478 3245),
  0,AGING,OK,1.0, , ,Time=60:20(m:s)
  Count=32.
  0, FINAL, START, 1.5, 09/01/15, 09:52, 000084, TWL Ver. 2.0,
  0, FINAL, OK, 1.5, 09/01/15, 09:52, 000084, TWL Ver. 2.0,
  0,MIC,OK,2.1, , , All Test Passed,
  0, CAMERA, OK, 2.1, , , ,
  0, WRFU, START, 0.60, 09/01/15, 10:03, 000143, P000063 G000143 717cfde74f5ef6763473,
  0, WRFU, OK, 0.60, 09/01/15, 10:04, 000143, PCVer: 1.7f
 R-53 -55 E0.00 0.00,
 0, IMPORT, START, 1.0, , , ,
  0, IMPORT, OK, 1.0, , , , Region=EUR,
  0, NCHECK, OK, 1.0, , , ,
```

FAT16:\sys\log\sysmenu.log (16Kbytes)

Contains several groups of three text lines. Each "#FFT" group begins with two 0Ah characters, and is followed by space padding for 256-byte alignment of the

```
next group).
Below is some example (with blank space removed, original 40-digit hash strings abbreviated to "xxxx..xx", and some lines are replaced by "...").
  #FFT 13-08-18[SUN] 12:37:10
  title: HNAP
  DHT PAHSE1 FAILED (sub info): hash1
                                           - 8dfc..59
  #FFT 13-08-18[SUN] 12:37:10
  title: HNAP
  DHT PAHSE1 FAILED (sub info): calc hash - 7eca..f5
  #FFT 13-08-18[SUN] 12:37:11
  title: HNAP
 menuRedIplManager.cpp [1.514] RED FATAL 0000000010000000 (0000000041575445)
  #FFT 13-08-18[SUN] 12:37:11
  title: HNAP
  menuResetCallback.cpp [1.50] type 0
  #FFT 13-08-18[SUN] 13:44:16
  title: HNAP
  DHT PAHSE1 FAILED (sub info): hash1Addr-02799e38
  #FFT 13-08-18[SUN] 13:44:16
  title: HNAP
  DHT PAHSE1 FAILED (sub info): hash1
                                           - 8dfc..59
  #FFT 13-09-10[TUE] 22:07:39
  title: HNAP
  menuResetCallback.cpp [1.50] type 0
  #FFT 13-09-14[SAT] 14:59:16
  title: HNAP
  SYSMi LoadTitleThreadFunc: some error has occurred.
  #FFT 13-09-14[SAT] 14:59:16
  title: HNAP
  SYSMi AuthenticateTitleThreadFunc: loaded 1 times.
  #FFT 13-09-14[SAT] 14:59:17
  title: HNAP
  menuRedIplManager.cpp [1.514] RED FATAL 000080000002100 (0003000049524544)
  #FFT 13-09-14[SAT] 14:59:17
  title: HNAP
  menuResetCallback.cpp [1.50] type 0
  #FFT 00-01-03[MON] 20:50:18
  title: HNAP
 WHITELIST_NOTFOUND (sub info): no entry for phase 1/2.
  #FFT 00-01-03[MON] 20:50:18
  title: HNAP
 WHITELIST_NOTFOUND (sub info): no entry for phase 3.
  #FFT 00-01-03[MON] 20:50:18
```

```
title: HNAP
SYSMi LoadTitleThreadFunc: some error has occurred.
#FFT 00-01-03[MON] 20:50:18
title: HNAP
SYSMi AuthenticateTitleThreadFunc: loaded 1 times.
#FFT 00-01-03[MON] 20:50:19
title: HNAP
menuRedIplManager.cpp [1.514] RED FATAL 0000800008000100 (000000004143454b)
#FFT 00-01-03[MON] 20:50:19
title: HNAP
menuResetCallback.cpp [1.50] type 0
#FFT 00-01-05[WED] 01:03:16
title: HNAP
WHITELIST NOTFOUND (sub info): no entry for phase 1/2.
#FFT 00-01-01[SAT] 00:02:37
title: HNAP
SYSMi AuthenticateTitleThreadFunc: loaded 1 times.
#FFT 00-01-01[SAT] 00:02:38
title: HNAP
menuRedIplManager.cpp [1.514] RED FATAL 0002004000000100 (00000000414e5045)
#FFT 00-01-01[SAT] 00:02:38
title: HNAP
menuResetCallback.cpp [1.50] type 0
```

DSi SD/MMC Firmware Misc Files

FAT16:\sys\HWINFO S.dat (aka Serial/Barcode) (16Kbytes)

```
0000h 80h
           RSA-SHA1-HMAC across entries [0088h..00A3h]
            (with RSA key from Bootsectors, and also from Launcher)
            (with SHA1-HMAC kev = SHA1([4004D00h..4004D07h]), aka Console ID)
            Header, Version or so (00000001h)
0080h 4
           Header, Size of entries at [0088h..00A3h] (0000001Ch)
0084h 4
           Bitmask for Supported Languages (3Eh for Europe) (as wifi flash)
0088h 4
            Unknown (00,00,00,00) (bit0=flag for 4004020h.bit0=wifi?)
008Ch 4
           Console Region (0=JPN, 1=USA, 2=EUR, 3=AUS, 4=CHN, 5=KOR)
0090h 1
           Serial/Barcode (ASCII, 11-12 characters; see console sticker)
0091h 12
            Unknown (00,00,3C)
                                                   :"<"
009Dh 3
           Title ID LSBs for Launcher ("PANH", aka HNAP spelled backwards)
00A0h 4
00A4h 3F5Ch Unused (FFh-filled)
```

Entries [0088h..009Fh] are copied to [2FFFD68h..2FFFD7Fh]. Entry [00A0h] is used to construct the region-specific filename of the Launcher (System Menu). The RSA with Console ID means that one cannot change the region/language stuff.

FAT16:\sys\HWINFO N.dat (16Kbytes)

```
0000h 14h SHA1 on entries [088h..09Bh]
0014h 6Ch Zerofilled
0080h 4 Header, Version or so (00000001h)
0084h 4 Header, Size of entries at [0088h..009Bh] (00000014h)
0088h 4 Some per-console ID (used what for?)
008Ch 10h Some per-console ID (used in "Tad Files")
009Ch 3F64h Unused (FFh-filled)
Entries [0088h..009Bh] are copied to [2000600h..2000613h].
```

FAT16:\sys\HWID.sgn (256 bytes)

0000h 100h RSA-OpenPGP-SHA1 across... whatever?

Seems to be used only by DSi Shop. The RSA keys are unknown for retail version. Also unknown WHAT the SHA1 is computed on (probably some console and/or region IDs).

The System Updater tool (for debug version) contains both public and private RSA keys for the file; the keys don't work for retail version though. The OpenPGP bytes are same as for SWI 23h (but with more FFh padding bytes due to the 100h-byte RSA size).

FAT16:\shared2\0000 (2048K) (sound recorder)

Huge 2Mbyte file with several used areas (and many zerofilled areas).

Contains a FAT12 filesystem with several voice .dat files for the Sound Recorder of the Nintendo DSi Sound utility. Unused clusters seem to contain garbage (maybe un-encrypted eMMC sectors).

```
voice18111008215651000010001.dat ;14402h bytes voice20131018211242000010001.dat ;14402h bytes voice01911100821570800010001.dat ;14402h bytes voice01150418144405002110001.dat ;14402h bytes voiceNNYYMMDDHHMMSS00NN10001.dat ;14402h bytes
```

Note: The DSi Sound utility is additionally having a 512Kbyte private.sav file (also containing a FAT12 filesystem; although it seems to contain only a MBR, FATs, and an empty Root directory - plus garbage in unused clusters).

FAT16:\import\
FAT16:\progress\
FAT16:\tmp\es\write\
Empty folders.

DSi SD/MMC Firmware Wifi Firmware

FAT16:\title\0003000f\484e4341\content\000000vv.app (aka Wifi Firmware)

WLFIRM aka WLANFIRM (compressed, non-executable datafile, for all regions, v1:13BA0h bytes, v2:17E60h bytes). This file contains Wifi Firmwares for the Xtensa CPU in the Atheros AR60xxG chips on the DWM-W0xx Wifi Daughterboards.

```
DSi Firmware 1.0 thru 1.2 --> Unknown (maybe Wifi Firmware v0 did exist?)
DSi Firmware 1.3 --> Wifi Firmware v1 (supports AR6002)
DSi Firmware 1.4 thru 1.4.5 --> Wifi Firmware v2 (supports AR6002+AR6013)
Note: The AR6002 part is exact same in v1 and v2 (with same SHA1 in Part 1)
```

The BIOS ROM in the AR60xxG chips can be extended/upgraded by uploading the firmware into RAM (the RAM isn't nonvolatile, so this must be done each time after power-up, in the DSi this appears to be done by the System Menu (launcher), so DSi games probably don't need to upload the firmware themselves... unless maybe after some kind of reset or power-saving situations?).

```
(on [00080h..0009Fh]) (via RSA key from BIOS) ;\
00000h 80h
              RSA-SHA1
              Header SHA1 (on [000A0h..000FFh])
00080h 14h
                                                                         : SHA
             Header Size (00000060h, for entries 000A0h..000FFh)
00094h 4
              Zerofilled
00098h 8
              Unknown/version? (0002h); (in version 1: 0001h)
000A0h 2
             Number of parts
                                      ;(in version 1: 01h)
                                                                ; Header
000A2h 1
                               (02h)
000A3h 1
              Unknown/zero?
                               (00h)
              Part 1 Start (00000100h); (in v1: E0h); \Part 1; with IDs
000A4h 4
                                                      : DWM-W015; as in wifi
000A8h 4
              Part 1 Size (00013AC0h)
                                                      ; AR6002G ; flash[1FDh]
000ACh 4
              Part 1 ID
                           (00000001h) (=DWM-W015)
000B0h 14h
              Part 1 SHA1 (on [00100h..13BBFh])
              Part 2 Start (00013BC0h)
                                                      ;\Part 2 ; ;\
000C4h 4
                                                      ; DWM-W024; ; not in
000C8h 4
              Part 2 Size (000042A0h)
000CCh 4
              Part 2 ID
                           (00000002h) (=DWM-W024)
                                                      ; AR6013G ; ; version 1
              Part 2 SHA1 (on [13BC0h..17E5Fh])
000D0h 14h
                                                      ;/
                                                                ; ;/
              Zerofilled (padding to 20h-byte boundary)
000E4h 1Ch
                                                                :/
              Part 1 num subheader's
00100h 1
                                        (04h) (a/b/c/d)
00101h 1
              Part 1 num ChipID's
                                        (02h)
              Part 1 offset to ChipID's (0044h)
00102h 2
              Part 1.a firm/main (00000080h,00013458h,80000001h,00502400h)
00104h 10h
00114h 10h
              Part 1.b database (000134E0h,000002BCh,00000002h,0052D944h);
              Part 1.c stub/code (000137A0h,000002DEh,00000004h,00515000h);
00124h 10h
00134h 10h
              Part 1.d stub/data (00013A80h,00000030h,00000005h,00502400h);
00144h 8
              Part 1 ChipID 1 ;alternate IDs ?
                                                     (02010001h,20000188h);
0014Ch 8
              Part 1 ChipID 2 ; CHIP ID, ROM VERSION (02000001h,20000188h) ;
00154h 4
              Part 1 Firmware Version: 2.1.0.123
                                                               (2100007Bh) :
              Part 1 RAM vars/base/size
                                           (00500400h,00500000h,0002E000h);
00158h 0Ch
00164h 1Ch
              Zerofilled
00180h 13460h Part 1.a data (13458h compressed bytes, +8 bytes zeropadding);
135E0h 2C0h
             Part 1.b data (2BCh bytes, +04h bytes zeropadding); database;
138A0h 2E0h
             Part 1.c data (2DEh bytes, +02h bytes zeropadding) ;stubcode ;
```

```
13B80h 40h
              Part 1.d data (30h bytes, +10h bytes zeropadding) ;stubdata ;/
13BC0h 1
              Part 2 num subheader's
                                        (04h)
13BC1h 1
              Part 2 num ChipID's
                                        (02h)
13BC2h 2
              Part 2 offset to ChipID's (0044h)
13BC4h 10h
              Part 2.a firm/main (00000080h,00002EECh,80000001h,00524C00h)
13BD4h 10h
              Part 2.b database (00002F80h,00000FC0h,00000002h,0053F040h);
13BE4h 10h
              Part 2.c stub/code (00003F40h,00000312h,00000004h,00527000h);
13BF4h 10h
              Part 2.d stub/data (00004260h,00000038h,00000005h,00524C00h);
              Part 2 ChipID 1 ; CHIP ID, ROM VERSION (0D000000h,23000024h) ;
13C04h 8
13C0Ch 8
              Part 2 ChipID 2 ;alternate IDs?
                                                     (0D000001h,23000024h);
              Part 2 Firmware Version: 2.3.0.108
13C14h 4
                                                               (2300006Ch):
              Part 2 RAM vars/base/size
                                          (00520000h,00520000h,00020000h):
13C18h 0Ch
13C24h 1Ch
              Zerofilled
13C40h 2F00h Part 2.a data (2EECh compressed bytes,+14h bytes zeropadding);
16B40h FC0h
            Part 2.b data (FCOh bytes, +00h bytes zeropadding)
17B00h 320h
            Part 2.c data (312h bytes, +0Eh bytes zeropadding)
17E20h 40h
             Part 2.d data (38h bytes, +08h bytes zeropadding)
```

The a/b/c/d subheaders consist of File Source Offset (relative to Start of Part 1/2 accordingly), Length, ID/Flags, and RAM Destination Address. The stub/code and stub/data parts are loaded and executed first (the stub is reading calibration data from I2C bus EEPROM; this is decoupled from the main firmware because hardware implementations could use different calibration sources like I2C chips or SPI chips or mass-storage devices). Thereafter, firm/main and database are loaded and executed. The "LZ" compressed firm/main part is automatically decompressed on the Xtensa side, the "LZ" stuff is some kind of "tag,len,disp" format:

```
Part 1.a data: 9F,FF,FF,FF,FF,FF,FF,00,00,00,00,9F,04,04,...
Part 2.a data: 5E,00,00,00,00,5E,04,04,5E,08,08,41,5F,49,...
```

The first byte identifies the "tag" value (this should be the value used least often in the uncompressed data). The following bytes are plain uncompressed data, mixed with "tag,len,disp" values (which will copy "len" bytes from "dest-disp" to "dest"). A special case is "tag,00h", which will store the "tag" value at dest. The len and disp values can consist of one or more byte(s) each (the LSB aka last byte is indicated by bit7=0; for example, "84h,86h,0Fh" would mean 01030Fh). For some odd reason, the values are always "len<=disp" (even for zerofilled regions where "len>disp" would be useful).

DSi SD/MMC Firmware System Settings Data Files

The DSi stores System Settings (and Title ID of most recent System Menu index) on eMMC in two identical files: TWLCFG0.dat and TWLCFG1.dat. If both files are intact then the newer file is taken (as indicated by the update counter; for some weird reason, the DSi System Menu is always updating BOTH files, so they are usually both "newer").

For NDS compatibility, some of the data is additionally stored on Wifi FLASH:

DS Firmware User Settings

```
The TWL data and the NDS-style data are also copied to RAM:
```

```
2000400h 128h TWLCFGn.dat bytes [088h..1AFh]
2FFFC80h 70h Wifi FLASH User Settings (fmw[newest_user_settings])
```

2FFFDFCh 4 Pointer to 2000400h

For some reason, most DSi games are containing some initialization code for repairing or initializing the above pointer, as so:

if [2FFFDFCh]=0 then [2FFFDFCh]=2000400h

The RAM data at 2000400h isn't actually used by too many games though (one program that is using it is Flipnote).

Some games are attempting to adopt the System Setting's language selection as game language, games should do that only if they do support that language (a bad example is the german version of Magic Made Fun: Deep Psyche, which defaults to French when using English as system language).

FAT16:\shared1\TWLCFG0.dat (16Kbytes) (System Settings Data) FAT16:\shared1\TWLCFG1.dat (16Kbytes) (System Settings Data)

```
File RAM Siz
               Description
               SHA1 on entries [088h..1AFh]
000h -
          14h
014h -
          6Ch
               Zerofilled
080h -
         1
                Version or so (01h)
081h -
               Update Counter (0..7Fh, wraps after 7bit)
                                                              ;fmw user[070h]
082h -
                Zero (0000h)
                Size of below RAM area (00000128h)
084h -
088h 000h 1
               Unknown (0Fh) (bit3 set when wireless comms are enabled)
089h 001h 2
                Zerofilled
               Unknown (01h) (happens to be 00h after.. country change?)
08Bh 003h 1
08Ch 004h 1
               Country code, same as Wii country codes (eq. 40h=Albania)
08Dh 005h 1
                Selected Language (eg. 1=English)
                                                     ;fmw user[064h,075h]
08Eh 006h 1
               RTC Year (last date change) (max 63h=2099)
                                                              ;fmw user[066h]
08Fh 007h 1
               RTC Offset (difference in seconds on change) ;fmw user[068h]
090h 008h 4
                Zerofilled (or FFh-filled) (=MSBs of above?)
094h 00Ch 4
098h 010h 1
                Flags (01h) (bit0 set when EULA was accepted) (0=newcountry?)
                ...or EULA version (to be same/higher than carthdr[20Eh])?
099h 011h 9
                Zerofilled
0A2h 01Ah 1
                Alarm Hour
                             (0..17h)
                                                              ;fmw user[052h]
0A3h 01Bh 1
                Alarm Minute (0..3Bh)
                                                              ;fmw user[053h]
0A4h 01Ch 2
                Zerofilled
               Alarm Enable (0=0ff, 1=0n)
0A6h 01Eh 1
                                                              ;fmw user[056h]
0A7h 01Fh 2
                Zerofilled
               Unknown (09 1E 00 03) (2nd.byte.LSB E=English, F=French ??)
0A9h 021h 4
0ADh 025h 3
                Zerofilled
0B0h 028h 8
               Title ID (most recent System Menu selection)
                                                                   ;cart[230h]
               TSC calib (adc.x1,y1) 12bit ADC-position
0B8h 030h 2x2
                                                              ;fmw user[058h]
               TSC calib (scr.x1,y1) 8bit pixel-position
0BCh 034h 2x1
                                                              ;fmw user[05Ch]
               TSC calib (adc.x2,y2) 12bit ADC-position
0BEh 036h 2x2
                                                              ;fmw user[05Eh]
               TSC calib (scr.x2,y2) 8bit pixel-position
                                                              ;fmw user[062h]
0C2h 03Ah 2x1
               Unknown (9C 20 01 02)
0C4h 03Ch 4
0C8h 040h 4
                Zerofilled
                Favorite color (also Sysmenu Cursor Color)
                                                              ;fmw user[002h]
0CCh 044h 1
```

```
0CDh 045h 1
                  Zero
 0CEh 046h 2
                  Birthday (month, day)
                                                           ;fmw user[003h..004h]
 0D0h 048h 14h+2 Nickname (UCS-2), max 10 chars+EOL
                                                          ;fmw user[006h..019h]
                                                          ;fmw_user[01Ch..04Fh]
 0E6h 05Eh 34h+2 Message (UCS-2), max 26 chars+E0L
 11Ch 094h 1
                  Parental Controls Flags (bit0=Parental, bit1-6=Pictochat, etc)
 11Dh 095h 6
                  Zero
                  Parental Controls Region (0=Off, 3=German/USK, 4=French?)
 123h 09Bh 1
 124h 09Ch 1
                  Parental Controls Years of Age Rating (00h..14h) ;cart[2F0h]
 125h 09Dh 1
                  Parental Controls Secret Ouestion (00h..05h)
 126h 09Eh 1
                  Parental Controls Unknown (can be 00h, 06h, or 07h)
 127h 09Fh 2
                  Zero
                 Parental Controls PIN (ASCII digits) 4 digits+EOL
 129h 0A1h 4+1
 12Eh 0A6h 80h+2 Parental Controls Secret Answer (UCS-2), max 64 chars+EOL
 1B0h -
            3E50h Unused (FFh-filled)
Additionally, there's some stuff in RAM (maybe current Wifi Firmware version):
                  WlFirm Type (1=DWM-W015, 2=DWM-W024) (as wifi flash[1FDh])
       1F0h 1
       1F1h 1
                  WlFirm Unknown (zero)
                 WlFirm CRC16 with initial value FFFFh on [1E4h..1EFh]
       1E2h 2
                 WlFirm Version? RAM area? (as from "Wifi Firmware" file)
       1E4h 0Ch
      1F0h 10h
                 WlFirm Unknown (zero)
       200h 14h
                 Hexvalues from HWINFO N.dat
       214h 0Ch
                 Unused/padding? (zero)
```

Unknown TWLCFG entries:

Language and Flags 2 fmw user[064h] (particulary: Flags) More Parental Control stuff

Parental controls fields are all zero when not in use.

DSi SD/MMC Firmware Version Data File

verdata (00030005-HNLx) is a bundle of data which corresponds to a release of the "System Menu" -- every time Nintendo announces a new version of the system menu, they will update one or more other titles and then update this title. The verdata filesize is constant for all versions/regions (1B50h bytes). Existing verdata downloads on Nintendo's server are:

```
00000001..00000009 ipn
                               (9 versions)
00000003..00000009 usa/eur/aus (7 versions)
00000001..00000006 chn
                               (6 versions)
00000002..00000006 kor
                               (5 versions)
```

Apart from those downloads/updates, each region did probably originally have an older version pre-installed.

FAT16:\title\0003000f\484e4cgg\content\000000vv.app (aka Version Data)

```
0000h 80h RSA-SHA1 on entries [0080h..end of file]
 0080h ... NARC (Nitro Archive) ...
The NARC is a nintendo-specific virtual filesystem. For details, see:
DS Cartridge NitroROM and NitroARC File Systems
The NARC archive contains the following files:
                    - server cert for software update server
 twl-nup-cert.der
twl-nup-prvkey.der - client-side private key for software update server
twl-shop-cert.der - server cert for Shopping Channel server
twl-shop-prvkey.der - client-side private key for Shopping Channel server
NintendoCA-G2.der - Certificate Authority cert, used to sign the other certs
eula url.bin
                    - URL to the EULA text for this system update,
                      generally https://cfh.t.app.nintendowifi.net/eula/
nup host.bin
                    - server to query for the next system update,
                      generally nus.t.shop.nintendowifi.net:443
                    - build date for this version, eq. 00281108 (28 Nov 2008)
 time stamp.bin
user area size.bin - eq. 08000000h (signed) (=128Mbyte?) (aka 1024 "blocks"?)
 version.bin
                    - machine and human-readable version numbers for this
                      version of the System Menu, eg.
   0000: 01000300 31002e00 33004500 00000000 ....1...3.E.....
   bytes 0 and 1 are the major version number, bytes 2 and 3 are the minor
  version number, and the rest of the file is the human-readable
  UCS-2 version number displayed in the Settings menu as the "System Menu
  Version".
The four "twl-*.der" files are encrypted with ES Block Encryption (using a fixed key):
 KEY[00h..0Fh] = Constant (08, 2F, 61, 38, ...) ; from ARM7BIOS
DSi ES Block Encryption
```

DSi Firmware Versions

1.0 22 Oct 2008 First Update(??) to Japanese Region DSi System Menu dsibrew:NoneSuch?, wikipedia:Preinstalled1stJpnVersion??
1.2 18 Dec 2008 Second Update to Japanese Region DSi System Menu
1.3 03 Apr 2009 Launch Day (USA, EUR, AUS), new "start DSi Camera" button
1.4 29 Jul 2009 Blocks NDS flashcarts, Facebook support to share photos
1.4.1 07 Sep 2010 Blocks more NDS flashcarts
1.4.2 10 May 2011 Blocks DSiWare exploits on SD card (sudokuhax etc.)
1.4.3 29 Jun 2011 Blocks more NDS flashcarts (only whitelist was updated)
1.4.4 21 Mar 2012 Blocks DSi cart exploits (CookingCoach/ClassicWordGames)
1.4.5 11 Dec 2012 Blocks more NDS flashcards

JAP region launched first (unknown if there was any pre-installed version prior to the v1.0 update (or if v1.0 was really released as "update" at all), unknown if v1.1 did also exist).

USA/EUR/AUS regions launched on 03 Apr 2009 (so only v1.3 and up exist as update?; but they had an older version pre-installed: v1.2U is known to exist).

Other titles access the NARC by reading from eg. "verdata:/version.bin".

CHN region launched on 11 Sep 2010 with firmware v1.4.2C (or more probably with v1.4.1C pre-installed?).

KOR region launched at unknown date (probably near chinese launch date) (korean v1.4.1K is known to exist).

CHN and KOR do have version numbers one step higher than normal regions (ie. v1.4 through v1.4.5 are called v1.4.1 through v1.4.6 in china/korea).

DSi SD/MMC Firmware Nintendo DS Cart Whitelist File

FAT16:\title\0003000f\484e4841\content\00000001.app (aka NDS Cart Whitelist)

The NDS Cart Whitelist contains checksums of all officially released licensed NDS cartridges (newer NDS Carts that aren't included in the list must contain extended NDS Cart Headers with RSA signatures).

That means, unlike the original NDS, the DSi refuses to boot any unlicensed/homebrew NDS software (though some "DSi compatible" FLASH carts are bypassing that restriction via exploits in licensed NDS games).

Below Whitelist example is from firmware v1.4E:

```
Part 1 ("NDHT") is same in v1.3 through v1.4.5:
 00000h 4
                    ID "NDHT"
 00004h 80h
                    RSA-SHA1 on [00084h..286A7h]
                   Number of titles (00000D76h) (=3446)
 00084h 4
 00088h D76h*30h Titles (30h bytes each, with two SHA1s)
Part 2 ("NDHX") is same in v1.4 through v1.4.5 (doesn't exist in v1.3):
                   ID "NDHX"
 286A8h 4
                    RSA-SHA1 on [2872Ch..4AFBFh]
 286ACh 80h
                   Number of titles (000013BCh) (=5052)
  2872Ch 4
 28730h 13BCh*1Ch Titles (1Ch bytes each, only one SHA1)
Part 3 ("NDHI") differs in v1.4 versus v1.4.5 (doesn't exist in v1.3):
                   ID "NDHI"
 4AFC0h 4
                                                                              ;\
 4AFC4h 80h
                    RSA-SHA1 on [4B044h..4B1B7h]
                   Number of titles (04h in v1.4E)
 4B044h 4
                                                       :60h in v1.4.5E
                   Specials for A3TE, A6WE, YF7E, YOUF
 4B048h 4*5Ch
 Footer:
                    Version String ("2832",0Dh,0Ah,"10619",0Dh,0Ah in v1.4E) ;\
 4B1B8h 13
                    Random garbage (padding to 10h-byte boundary)
 4B1C5h 11
The Version String at the end can be:
 00000000.app v1.3U
                      (at 286A8h) "2435",0Ah,"8325",0Ah
                                                                  ;with LF's
                      (at 4B1B8h) "2832",0Dh,0Ah,"10619",0Dh,0Ah ;with CRLF's
 00000001.app v1.4E
 0000000x.app v...
                       (?)
 00000006.app v1.4.5E (at 4D2C8h) "3067",0Ah,"11437",0Ah
                                                                  ;with LF's
```

BUG: The Whitelist's RSA signatures are NOT checked in firmware v1.4E (whilst other older/newer firmwares like 1.3U and 1.4.5E are checking those signatures).

NDHT Title Structure (30h bytes each):

This contains all NDS titles released prior to DSi firmware v1.0.

```
Start Length Description
  000h 4 Title ID (Gamecode)
  004h 4 Title version
 008h 20 Phase 1 SHA1-HMAC on 160h-byte cartheader and ARM9+ARM7 areas (?)
 01Ch 20 Phase 2 SHA1-HMAC on ARM9 Overlay and NitroFAT (zero if no overlay)
NDHX Title Structure (1Ch bytes each):
This contains all NDS titles released prior to DSi firmware v1.4.
 000h 4 Title ID (Gamecode)
 004h 4 Title version
 008h 20 Phase 3 SHA1-HMAC on Icon/Title
NDHI Title Structure (5Ch bytes each):
This contains extra checks for detecting hacked/exploited NDS titles.
 000h 4 Title ID (Gamecode)
 004h 4 Title version
 008h 8*8 Offset+Length for up to 8 regions (or 0,0=None)
 048h 20 Phase 4 SHA1-HMAC on above region(s)
```

The 40h-byte SHA1-HMAC keys are contained in Launcher (61h,BDh,DDh,72h,... for Phase 1+2, and 85h,29h,48h,F3h,... for Phase 3+4). The RSA key is also contained in Launcher (C7h,F4h,1Dh,27h,... for all Phases; though the RSA key is missing in firmwares where Nintendo forgot to implement the RSA check, eg. in v1.4E).

Example values for Metroid Demo ("AMFE"):

```
41 4D 46 45 00 00 00 00 ;\
95 9A B3 09 B7 4E AF 29 2E 97 61 B9 DC E9 5F FE 86 5C 91 4E ; NDHT
D3 94 43 02 64 3A AF C5 D1 E1 3B C0 47 4A A2 98 AB 5D 71 8F ;/
41 4D 46 45 00 00 00 00 ;\NDHX
51 24 FE EF D4 3C 22 42 CC 17 13 0A 72 F8 FA 3B 4D 83 2A B1 ;/
Specials related to games:

NTR-A3TE-USA = Tak: The Great Juju Challenge
NTR-A6WE-USA = FIFA World Cup 2006
NTR-YF7E-USA = Fish Tycoon
NTR-YOUF-FRA = Samantha Oups!
```

Newer NDS Carts with RSA

NDS games released after DSi firmware v1.0 have RSA headers without Icon SHA1

NDS games released after DSi firmware v1.4 have RSA headers with Icon SHA1

Accordingly, NDS games released between DSi firmware v1.0 and v1.4 do have whitelist NDHX entries (for the icon), but don't need NDHT entries (since that's already covered by the RSA header).

Related carthdr flags are:

```
cart[1BFh].bit6 = Cart Header RSA Signature exists
cart[1BFh].bit5 = Cart Header has Icon SHA1 at [33Ch]
cart[378h] = SHA1 (same as whitelist Phase 1)
```

```
cart[38Ch] = SHA1 (same as whitelist Phase 2)
cart[33Ch] = SHA1 (same as whitelist Phase 3) (if above bit5=1)
```

DSi SD/MMC Camera Files - Overview

Photos/Frames

Photos can be taken via Nintendo DSi Camera utitilty (or alternately, directly via hotkeys in System Menu; which will be automatically flagging the photos with "Star" stickers, which will cause them to be shown as System Menu background image).

Frames are masks (with transparent pixels) that can be put onto photos. The Frames can be created via Nintendo DSi Camera utility (Camera, select Frame (upper-right Lens option), accept that Lens, then click Create Frame; the procedure then is to take a photo, and to rub-out pixels on touchscreen to make them transparent).

Internal/External Storage

The Camera is storing further data on the eMMC FAT12 partition:

 $\label{lem:fati2:photo} FAT12:\photo\DCIM\100NIN02\HNI_nnnn.JPG ; camera photos FAT12:\photo\private\ds\app\484E494A\pit.bin ; camera info FAT12:\photo\private\ds\app\484E494A\DCIM\100NIN02\HNI_nnnn.JPG; camera frames ; camera photos camera info fati2.\photo\private\ds\app\484E494A\DCIM\100NIN02\HNI_nnnn.JPG; camera frames ; camera photos camera photos camera photos camera info fati2.\photo\private\ds\app\484E494A\DCIM\100NIN02\HNI_nnnn.JPG; camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos camera photos ca$

Camera data can be copied to SD card (via Nintendo DSi Camera, Options, Copy):

And, in internal eMMC only (not on SD), the DSi is somewhere storing Calendar entries (some sort of bitmaps with optional handwritten comments drawn via touchscreen).

File/Folder Numbers

The "nnnNIN02" folders are numbered "100NIN02" through "999NIN02". The first folder is usually 100NIN02, unless another "100xxxxx" folder did already exist (eg. if the SD card contains a "100CANON" folder, then DSi would start at 101NIN02 or higher).

The trailing "02" of the "nnnNIN02" folders appears to be fixed for DSi photos (folder name "nnnNIN01" is reserved for Wii screenshots).

The "HNI_nnnn.JPG" filenames are numbered "HNI_0001.JPG" through "HNI_0100.JPG", thereafter, the DSi will switch to next higher folder number, and wrap to using "HNI_0001.JPG" as first filename in that folder.

The weird "484E494A" folder name is based on the japanese Nintendo DSi Camera's gamecode (HNIJ) converted to an 8-digit uppercase HEX string (this appears to be always the japanese gamecode, even on european DSi consoles).

DSi SD/MMC Camera Files - JPEG's

Overall JPEG Format (big-endian)

Create PDF in your applications with the Pdfcrowd HTML to PDF API

```
0ffs
       ID
             Len
                   Data
0000h FFD8h
                                                   ;(start of image)
                                                                        :S0I
      FFE1h, 10C4h, "Exif", 00h, 00h, <Exif Body>
0002h
                                                   ;(extra "Exif" data);APP1
10C8h
      FFC0h,0011h,08h,01E0h,0280h,03h,012100h,021101h,031101h
                                                                        ;S0F0
10DBh FFDBh.0084h. 00 06 04 05 06 05 04 06 06 05 06 07 07 .. 28 28 28 :DOT
1161h FFC4h,01A2h, 00 00 01 05 01 01 01 .... F8 F9 FA
                                                                        ; DHT
1305h FFDAh, 000Ch, 03h, 010002h, 110311h, 003F00h
                                                   ;(start of scan)
                                                                        ;505
       E6 76 F4 DD 4F 0A 3B 60 0F 4C D7 9E 9A 93 3D 4B EE 98 B8 .. ..
1313h
                                                                        :E0I
AB4Fh FFD9h
                                                   :(end of image)
```

```
Exif Body for Nintendo DSi Photos
The Exif data consists of several headers/footers and data blocks, mixed with several "IFD" tables.
 Offs Siz ExID Type Length
                                   Offset
                                              :<-- Format for "IFD" Tables
 0000h 4
             "MM",002Ah
                                              ;Big-Endian (aka Motorola)
 0004h 4
             00000008h
                                              ;first IFD offset (IFD0)
IFD0 (Main Image):
 0008h 2
             0009h
                                              :number of IFD0 entries
 000Ah 12
             010Fh,0002h,00000009h,00000007Ah; Maker ("Nintendo",0)
 0016h 12
             0110h,0002h,0000000Bh,00000084h; Model ("NintendoDS",0)
 0022h 12
             011Ah,0005h,00000001h,00000090h ;Resolution X (72 dpi)
 002Eh 12
             011Bh,0005h,00000001h,00000098h ;Resolution Y (72 dpi)
 003Ah 12
             0128h,0003h,00000001h,00020000h ;Resolution Unit (2=Inches)
 0046h 12
             0131h,0002h,00000005h,000000A0h ;Firmware (Gamecode backwards)
 0052h 12
             0132h,0002h,00000014h,0000000A6h ;Date/Time Modified
 005Eh 12
             0213h,0003h,00000001h,00020000h ;Subsampling (2=datum point)
 006Ah 12
             8769h,0004h,00000001h,000000BAh ;Exif SubIFD offset
 0076h 4
             000001DEh
                                              ;next IFD offset (IFD1)
 007Ah 9+1
             "Nintendo",00h,00h
                                              ;Maker ("Nintendo",0,0)
 0084h 11+1 "NintendoDS",00h,00h
                                              :Model ("NintendoDS".0.0)
 0090h
             00000048h.00000001h
                                              :Resolution X (72 dpi)
 0098h
             00000048h,00000001h
                                              ;Resolution Y (72 dpi)
 00A0h 5+1
             "PINH",00h,00h
                              :aka HNIP
                                              :Firmware (Gamecode backwards)
 00A6h 20
             "YYYY:MM:DD HH:MM:SS",00h
                                              :Date/Time Modified
Sub IFD:
 00BAh 2
                                              :number of Sub IFD entries
             000Ah
 00BCh 12
             9000h,0007h,00000004h,30323230h ;Exif Version ("0220")
 00C8h 12
             9003h.0002h.00000014h.00000138h :Date/Time Original
 00D4h 12
             9004h,0002h,00000014h,0000014Ch ;Date/Time Digitized
 00E0h 12
             9101h,0007h,00000004h,01020300h; Components (Y,Cb,Cr)
 00ECh 12
             927Ch,0007h,00000042h,00000160h ; Maker dependent internal data
 00F8h 12
             A000h,0007h,00000004h,30313030h ;Flashpix Version ("0100")
 0104h 12
             A001h,0003h,00000001h,00010000h ;Color Space (1=Normal=sRGB)
 0110h 12
             A002h,0004h,00000001h,00000280h ; Pixel Dimension X (640)
 011Ch 12
             A003h,0004h,00000001h,000001E0h; Pixel Dimension Y (480)
```

```
0128h 12
             A005h,0004h,00000001h,000001A2h ;Interoperability IFD (R98)
  0134h 4
             00000000h
                                              ;next IFD offset (none)
  0138h 20
             "YYYY:MM:DD HH:MM:SS",00h
                                             ;Date/Time Original
                                             ;Date/Time Digitized
  014Ch 20
             "YYYY:MM:DD HH:MM:SS",00h
Maker dependent IFD (DSi specific):
  0160h 2
             0002h
                                              ;number of IFD entries
             1000h,0007h,0000001Ch,0000017Eh; DSi Signature (IV+MAC)
  0162h 12
             1001h,0007h,00000008h,0000019Ah ;DSi Whatever Zero (Frame info?)
  016Eh 12
  017Ah 4
             00000000h
                                             :next IFD offset (none)
             2E AB A5 D1 FD A8 .. ..
  017Eh 12
                                             ;DSi Signature (IV) ;\
  018Ah 16
             XX XX XX XX XX XX .. ..
                                             ;DSi Signature (MAC) ;/
  019Ah 8
             00000000000000000h
                                             :<-- different for Frames
Interoperability IFD (R98) (some common/useless stuff for JPEGs):
  01A2h 2
             0003h
                                             :number of IFD entries
             0001h.0002h.00000004h.52393800h :Stipulated File ("R98".0)
  01A4h 12
  01B0h 12
             0002h,0007h,00000004h,30313030h; Whatever ("0100")
             1000h,0002h,00000012h,000001CCh; Whatever (JPEG Exif Ver 2.2",0)
  01BCh 12
  01C8h 4
                                             ;next IFD offset (none)
             00000000h
             "JPEG Exif Ver 2.2",00h
  01CCh 18
                                             ;Whatever (JPEG Exif Ver 2.2",0)
IFD1 (Thumbnail Image):
  01DEh 2
             0006h
                                             ;number of IFD1 entries
  01E0h 12
             0103h,0003h,00000001h,00060000h; Compression (1=JPEG)
  01ECh 12
             011Ah,0005h,00000001h,0000022Ch ; Resolution X (72 dpi)
  01F8h 12
             011Bh,0005h,00000001h,00000234h ;Resolution Y (72 dpi)
  0204h 12
             0128h,0003h,00000001h,00020000h ;Resolution Unit (2=Inches)
  0210h 12
             0201h,0004h,00000001h,0000023Ch ;Jpeg Offset
             0202h,0004h,00000001h,00000xxxh; Jpeg Size (eg. E80h)
  021Ch 12
  0228h 4
             00000000h
                                             ;next IFD offset (none)
  022Ch 8
             00000048h,00000001h
                                             :Resolution X (72 dpi)
  0234h 8
                                             ;Resolution Y (72 dpi)
             00000048h,00000001h
Thumbnail Data (160x120pix, in JPEG Format):
  023Ch 2
             FFD8h
                                             :(start of thumbnail/image) :SOI
  023Eh 13h FFC0h.0011h.08h.0078h.00A0h.03h.012100h.021101h.031101h
                                                                          :S0F0
  0251h 86h FFDBh,0084h, 00 0A 07 07 08 07 .. ..
                                                                          :DOT
  02D7h 1A4h FFC4h.01A2h. 00 00 01 05 01 .... F8 F9 FA
                                                                          : DHT
  047Bh 0Eh FFDAh,000Ch,03h,010002h,110311h,003F00h ;(start of scan) ;SOS
  0489h ... CC 55 14 F0 3D 2B 8B 4B 9D C2 E3 BD 18 A5 B0 09 B6 ....
                                                                          :E0I
  10xxh 2
             FFD9h
                                             ;(end of thumbnail/image)
```

The above european gamecode entry differs for other regions. Above offsets are usually as so for DSi jpeg's, but they might change if Nintendo adds/removes some entries, or changes size of some entries (for example, the Model string is said to be different for 3DS, and "Frames" are including a bigger entry, as described below).

DSi Signature (IV+MAC)

The 1Ch-byte Signature is split into a 0Ch-byte IV value (this might be just a random number?), and a 10h-byte MAC value. The MAC is computed via AES-CCM:

```
IV[00h..0Bh] = First OCh-bytes of signature
KEY[00h..0Fh] = Constant (70,88,52,06,...) ;from BIOS ROM
Zerofill the 1Ch-byte signature area in the JPEG file
Probably zeropad(?) the JPEG file (if filesize isn't a multiple of 16 bytes)
Pass the whole JPEG as "extra associated data" to the AES-CCM hardware
Copy the IV value and computed MAC value back to the JPEG's signature area
```

Unknown if the IV value is just random, and unknown if there are further requirements (such like using same Maker/Model strings or same resolution as in original DSi files).

Locating "ldr rx,=927Ch" opcodes at various locations in Nintendo DSi Camera is easy; but the stuff is handled via numerous sub-functions, including IPC stuff with both ARM7 and ARM9 envolved; which isn't too easy to disassemble.

Exif Body for Nintendo DSi Frames

Frames are using same format above, but with the 8-byte zero entry at [019Ah] replaced by a bigger 8FCh-byte entry (accordingly, the size in IFD entry [016Eh] is also adjusted, and offsets for entries [01A2h..10xxh] are moved up).

The actual change is that 00000000000000000000 is changed from 8 byte size to 8FCh-byte size, containing 00000000000001h, followed by 8F4h extra bytes (with unknown content; maybe the frame mask for transparent pixels; the data doesn't really look like a mask though, unless it's compressed, but then the fixed size would be strange).

IFD Type Values (and Length/Offset)

```
0001h = 8bit Unsigned
0002h = 7bit ASCII
0003h = 16bit Unsigned
0004h = 32bit Unsigned
0005h = 64bit Unsigned Rational (32bit numerator, plus 32bit denominator)
0006h = Reserved
0007h = 8bit General Purpose
0009h = 32bit Signed
000Ah = 64bit Signed Rational (32bit numerator, plus 32bit denominator)
000Bh..FFFFh = Reserved
```

The "Length" value indicates the number of type units, eg. type=16bit, length=3 would mean 6 bytes. If the information fits into 4 bytes then it's stored directly in the 4-byte "Offset" field, otherwise "Offset" is a pointer to the actual information.

DSi SD/MMC Camera Files - pit.bin

```
FAT12:\photo\private\ds\app\484E494A\pit.bin (8K) (camera info)
SD:\private\ds\app\484E494A\pit.bin (47K) (camera info)
0000h 8 ID ("0TIP00 1") (maybe meant to read as PIT01 00 or so)
```

```
0008h
              Number of pit.bin entries (3000 for SD Card) (500 for eMMC)
000Ah
              Unknown (0001h)
            2 Next Photo Folder-Number minus 100 (xxxNIN02)
000Ch
000Eh
            2 Next Photo File-Number minus 1
                                                   (HNB 0xxx.JPG)
0010h
            2 Next Frame Folder-Number minus 100
                                                   (xxxNIN02)
0012h
            2 Next Frame File-Number minus 1
                                                   (HNB 0xxx.JPG)
            2 CRC16 of whole file (with initial value \overline{0}000h, and with
0014h
               entry [0014h] being treated as 0000h for calculation)
0016h
            2 Size of Header (0018h)
0018h+N*10h 4
              Entry N, Time/Date (seconds since 01 Jan 2000)
              Entry N, Unknown (zerofilled)
001Ch+N*10h 8
0024h+N*10h 4 Entry N, Flags (see below)
                      Used Entry Flag (0=Unused/Deleted, 1=Used)
                1-10 Folder-Number minus 100 (xxxNIN02)
                11-17 File-Number minus 1
                                              (0...99 = HNB 0001..0100.JPG)
                18-19 Sticker (0=None, 1=Star, 2=Clover, 3=Heart)
                20-21 Type (0,3=Photo, 1=Frame, 2=?)
                22-23 Unknown (0,2=Normal?, 1=?, 3=Error)
                24-31 Unused (zero)
            8 Padding for 16-byte filesize alignment (zerofilled)
xxx8h
```

The "Next Photo/Frame" entries contain File/Folder Numbers where the next images will be saved; that file numbers increase after saving, and do eventually wrap to next higher folder number.

The Nintendo DSi Camera utility shows only photos listed in "pit.bin", when manually copying jpg's to SD Card one could:

- Delete "pit.bin" (it'll be recreated with ALL jpgs, sticker flags are lost)
- Replace an existing 'listed' file by a new file with same filename
- Manually edit "pit.bin" and adjust its CRC16 checksum

Photos are region free, can be viewed from any other DSi's (as long as they are listed in pit.bin). However, they do require some signature in Exif header, so in general, the DSi accepts only images that come from DSi consoles; not images from other sources.

Stickers

Photos with "Star" sticker are shown as background picture in System Menu; this works only for images stored in internal eMMC memory (images on SD Card can have stickers, too, but they are ignored by System Menu).

DSi SD/MMC Flipnote Files

FAT16:\title\00030004\4b4755gg\data\public.sav

This .sav file contains a FAT12 filesystem with following files:

```
Flipnote(public.sav):\eula.txt ;128 Kbytes, 20000h - zerofilled Flipnote(public.sav):\option.bin ;256 bytes, 100h - options Flipnote(public.sav):\mark0.pls ;8000 bytes, 1F40h - Heart sticker
```

```
Flipnote(public.sav):\mark1.pls
                                       ;8000 bytes, 1F40h - Crown sticker
  Flipnote(public.sav):\mark2.pls
                                       ;8000 bytes, 1F40h
                                                            - Music sticker
  Flipnote(public.sav):\mark3.pls
                                       ;8000 bytes, 1F40h - Skull sticker
  Flipnote(public.sav):\recent10.pls ;4000 bytes, FA0h
                                                            - Recently saved
  Flipnote(public.sav):\friend.pls
                                       ;28800 bytes, 7080h - F7,A0,CD,zeroes...
  Flipnote(public.sav):\remind.pls
                                       ;10240 bytes, 2800h - F7,A0,CD,zeroes...
  Flipnote(public.sav):\latest1.pls ;256 bytes, 100h
                                                            - xxxxxxxx,zeroes..
  Flipnote(public.sav):\nand.pls
                                       ;160000 bytes, 27100h - All files
 Flipnote(public.sav):\ugo\ONN\XNNNNN NNNNNNNNNNNNNNNN NNN.ppm - flipnotes
Flipnote(public.sav):\option.bin (256 bytes, 100h)
  0000h 1
            Unknown (02h)
                                   (?)
  0001h 1
            Stylus
                                   (00h=Right Hand, 01h=Left Hand)
            Sound Effects
                                   (00h=0n. 01h=0ff)
  0002h 1
  0003h 1
            Unknown (01h)
                                   (?)
                                   (?)
  0004h 1
            Unknown (00h)
                                   (?)
  0005h 1
            Unknown (01h)
                                   (?)
  0006h 1
            Unknown (01h)
  0007h 1
            Unknown (03h)
                                   (?)
                                   (?)
  0008h 1
            Unknown (02h)
                                   (?)
  0009h 1
            Unknown (01h)
  000Ah 1
            Unknown (00h)
                                   (?)
  000Bh 1
            Unknown (01h)
                                   (?)
            Advanced Tools
  000Ch 1
                                   (00h=0ff, 01h=0n)
  000Dh 1
            Pages to Trace
                                   (01h..04h=1..4)
  000Eh 1
            Frog Display
                                   (01h=0ff, 01h=0n)
            Start on Calendar
  000Fh 1
                                   (00h=0ff, 01h=0n)
                                   (64bit User ID) (fixed)
  0010h 8
            Flipnote Studio ID
  0018h 2
            Checksum
                                   (see below)
           Date of Birth, Year (076Ch..0840h=1900..2112)
  001Ah 2
  001Bh 1
            Date of Birth, Month (01h..0Ch=1..12)
            Date of Birth, Dav
  001Ch 1
                                   (01h..1Fh=1..31)
  001Eh E2h Unknown/unused
                                   (zerofilled)
Checksum is computed as "chk=0000h, halfword[18h]=0000h, for i=0 to FFh, chk=chk+(byte[i] xor i), next i, halfword[18h]=chk".
SD:\private\ds\app\4B4755GG\mark0.pls (Heart sticker), 8000 bytes (1F40h)
SD:\private\ds\app\4B4755GG\mark1.pls (Crown sticker), 8000 bytes (1F40h)
SD:\private\ds\app\4B4755GG\mark2.pls (Music sticker), 8000 bytes (1F40h)
SD:\private\ds\app\4B4755GG\mark3.pls (Skull sticker), 8000 bytes (1F40h)
SD:\private\ds\app\4B4755GG\recent10.pls (Recently saved), 4000 bytes (FA0h)
Recently saved files list, and four files with flipnotes that have "stickers" assigned to them (which can be done when clicking "Details" in the flipnote file
menu).
  0000h
          N*3Fh
                       List of filenames (if any)
                                                                   ;\encrypted
```

The checksum is derived by computing the MD5 checksum across the data bytes (in unencrypted form), and then crippling the 16-byte MD5 value to 2 bytes. For example, an empty file contains only three bytes: F7h,A0h,CDh (plus zero padding).

SD:\private\ds\app\4B4755GG\001\dirmemo2.lst (files), 160000 bytes (27100h)

```
0000h N*1Dh List of filenames (if any) ;\encrypted N*1Dh+0 1 End of filename list (00h) ;/ N*1Dh+1 2 MD5 checksum bytes [6,8] ;\unexpressed unexpressed N*1Dh+3 SIZ-N*1Dh-3 Padding to end of file (zerofilled) ;/
```

The filenames are formatted as so (raw names, without path):

"XNNNNN NNNNNNNNNNNN NNN.ppm", OAh

Checksum and encryption is same as for the ".pls" files, however, the ".lst" file contains only raw filenames (without path's).

SD:\private\ds\app\4B4755GG\gif\XNNNNN_NNNNNNNNNNNNNNNNNNNNNNN.gif

Flipnotes exported to GIF format. Supported are animated GIFs, and separate GIFs for each frame. There appears to be no way to view GIFs, or to convert them back to PPM format.

Flipnotes animation files.

```
File ID ("PARA")
0000h 4
0004h 4
              Size of Animation Data (vid)
                                     (aud) (0=none)
0008h 4
              Size of Audio Data
000Ch 2
              Number of Frames minus 1
                                          (NF-1)
000Eh 2
              Unknown (always 24h,00h)
              Lock Flag (0=0pen, 1=Locked, prevent editing)
0010h 2
0012h 2
              Preview frame number
0014h 22
              Nickname of Original Author (UCS-2) ;\max 10 characters
002Ah 22
              Nickname of Last Editor
                                          (UCS-2); (plus ending zero)
0040h 22
              Nickname of User (?)
                                          (UCS-2) ;/
              User ID of Original Author (Flipnote Studio ID)
0056h
005Eh 8
              User ID of Last Editor
                                          (Flipnote Studio ID)
0066h 18
              Filename of Original File (3xHEX, 13xASCII, 2xVER)
```

```
0078h 18
               Filename of Current File
                                           (3xHEX, 13xASCII, 2xVER)
008Ah 8
               User ID of Previous Editor (Flipnote Studio ID)
               Filename Fragment
                                           (3xHEX, 5xHEX)
0092h 8
009Ah
      4
               Time/Date (seconds since 1st Jan 2000)
      2
               Zerofilled
009Eh
       600h
               Preview Bitmap (8x6 tiles, aka 64x48 pixels, 4bpp)
00A0h
06A0h
       2
               Size of Animation Table (4*NF)
               Zerofilled
06A2h
       4
       2
               Flags (bit0=Can be set?, bit1=Loop/Repeat, bit6=Set?)
06A6h
06A8h
      4*NF
               Animation Table (offsets in Animation Data for each frame)
               Animation Data Frame(s)
       (vid)
               Audio Flags for each Frame (bit0-2: Effect 1-3, bit3-7: Zero)
       1*NF
               Padding (0...3 bytes zerofilled, for alignment of next entry)
               Size of Background music in bytes (0=not used/empty)
               Size of Sound effect #1 in bytes (0=not used/empty, max 2000h)
               Size of Sound effect #2 in bytes (0=not used/empty, max 2000h)
               Size of Sound effect #3 in bytes (0=not used/empty, max 2000h)
               Framespeed for playback
                                                (1..8) aka "8 minus N"
              Framespeed when BGM was recorded (1..8) aka "8-decimal"
               Zerofilled
              Audio Data (BGM, followed by Effects 1, 2, 3) (if any)
       (aud)
               RSA-OpenPGP-SHA1 across all preceeding bytes
       80h
. . .
               Zerofilled
       10h
```

The RSA signature is in OpenPGP SHA1 format (as used by SWI 23h, however Flipnote is using it's own RSA functions instead of the BIOS SWIs). The RSA public/private keys are contained in the Flipnote executable (in the modcrypted area).

Animation Data Frame(s)

```
Start Length Description
                 Pen and Paper information
  0000h 1
                 Layer 1 Line Encoding (48 bytes = 2bit per 192 lines)
  0001h 48
                 Layer 2 Line Encoding (48 bytes = 2bit per 192 lines)
  0031h 48
  0061h ...
                 Frame Data for Layer 1
                 Frame Data for Layer 2
The pen and paper byte at the start is encoded as follows:
  0
       Paper
                 (0=Black, 1=White)
                 (0=None, 1=Inverse of Paper, 2=Red, 3=Blue)
  1-2 Layer 1
                 (0=None, 1=Inverse of Paper, 2=Red, 3=Blue)
  3-4 Layer 2
  5-6 Unknown
       New Frame (0=Change between last frame, 1=Totally new frame)
The Line Encoding contains 2bit values for all 192 scanlines (starting with bit0-1 of the first byte; for the top-most(?) scanline). The meaning of the 2bit values
is:
                    (0 bytes)
                                (0 pixels)
  0 = Skip Line
 1 = Packed Line (4+N bytes) (32bit flags, plus Nx8 pixels)
```

```
2 = Inverse Line (4+N bytes) (32bit flags, plus Nx8 inverted pixels)
3 = Raw Line (32 bytes) (256 pixels)
```

The packed lines contain a 32bit header (with flags for each 8-pixel fragment of the line, bit31 being the left-most fragment), followed by data bytes for each flagged fragment (with 8 pixels per fragment, bit0 being the left-most pixel). The Inverse lines have the same 32bit flags, but for whatever reason, the following data byte(s) are to be XORed with FFh.

Audio Data

```
First comes the BGM (if used)
Then comes sound effect #1 (if used)
Then comes sound effect #2 (if used)
Then comes sound effect #3 (if used)
```

The sound data seems to be a variant of VOX ADPCM at around 8KHz.

IDs and Filenames

```
Header = Filename
                       = Meaning
        = XNNNNN
                       = Based on MAC address (the "X" in "XNNNNN" is what?)
 3xHEX
 13xASCII= NNNNNNNNNNN = Some 13-digit random number or so as ASCII string
                       = First 10-digits of above 13-digit string
 2xVER = NNN.ppm
                       = Trailing version(?) number (hex, decimal?)
For the file name "G35B20 0909841CDBEB1 002.ppm":
                 <-hex--> <-----> <-asc--> <-n->
                D3 5B 20 30 39 30 39 38 34 31 43 44 42 45 42 31 00 00
 Filename (ori)
 Filename (curr) D3 5B 20 30 39 30 39 38 34 31 43 44 42 45 42 31 02 00
                 <-hex--> <--hex---->
 Filename (frag) D3 5B 20 09 09 84 1C DB
```

Preview Palette (fixed)

Fullscreen flipnotes can have only four colors: Black, White, Red, Blue). Additional shades like gray, magenta, or dark/light colors exist only in resampled preview images. The Preview List uses pale colors, with higher contrast for the Selected icon.

```
Color Purpose
                 (appearance) Preview
                                        Selected
00h
      N/A
                (transparent) 1F-1F-1F 1F-1F-1F
01h
      Black
                  (dark grey) 13-13-13 0A-0A-0A
02h
      White
                      (white) 1F-1F-1F 1F-1F-1F
03h
      White+Black
                       (grey) 19-19-19
                                        13-13-13
04h
      Red
                        (red) 1F-12-12 1F-09-09
                   (dark red) 1B-13-13
      Red+Black
05h
                                       18-0A-0A
                       (pink) 1F-19-19
                                       1F-15-15
06h
      Red+White
07h
      N/A
                      (green) 0E-1F-0E
                                       02-1F-02
08h
       Blue
                       (blue) 12-12-1F 09-09-1F
       Blue+Black (dark blue) 13-13-1A 0A-0A-16
09h
```

0Ah	Blue+White	(light blue)	19-19-1F	15-15-1F
0Bh	N/A	(green)	0E-1F-0E	02-1F-02
0Ch	Red+Blue	(magenta)	1A-13-1A	16-0B-16
0Dh	N/A	(green)	0E-1F-0E	02-1F-02
0Eh	N/A	(green)	0E-1F-0E	02-1F-02
0Fh	N/A	(green)	0E-1F-0E	02-1F-02

FAT12:\photo\DCIM\100NIN02\HNI_nnnn.JPG ;camera photos

Flipnote doesn't contain an own camera function. However, the drawing utility does allow to import JPGs from the camera partition (ie. images that have been previously taken via the DSi Camera utility).

DSi Atheros Wifi SDIO Interface

AR6002 SDIO Registers

DSi Atheros Wifi SDIO Function 0 Register Summary

DSi Atheros Wifi SDIO Function 1 Register Summary

DSi Atheros Wifi - SDIO Function 1 I/O - mbox_wlan_host_reg

DSi Atheros Wifi Misc

For general info about SDIO protocol and I/O ports, and SDIO Function 0, see

DSi SD/MMC Protocol and I/O Ports

Transfer Protocol (Commands/Events)

DSi Atheros Wifi - Command Summary

DSi Atheros Wifi - Response Summary

DSi Atheros Wifi - Host Interest Area in RAM

DSi Atheros Wifi - BMI Bootloader Commands

DSi Atheros Wifi - WMI Misc Commands

DSi Atheros Wifi - WMI Misc Events

DSi Atheros Wifi - WMI Connect Functions

DSi Atheros Wifi - WMI Channel and Cipher Functions

DSi Atheros Wifi - WMI Scan Functions

DSi Atheros Wifi - WMI Bit Rate Functions

DSi Atheros Wifi - WMI Threshold Functions

DSi Atheros Wifi - WMI Error, Retry and Debug Functions

DSi Atheros Wifi - WMI Priority Stream Functions

DSi Atheros Wifi - WMI Roam Functions

DSi Atheros Wifi - WMI Power Functions

DSi Atheros Wifi - WMI Statistics Function

DSi Atheros Wifi - WMI Bluetooth Coexistence (older AR6002)

DSi Atheros Wifi - WMI Wake on Wireless (WOW) Functions

DSi Atheros Wifi - WMI General Purpose I/O (GPIO) Functions

Additional WMI Functions (NOT implemented in DSi with AR6002, but maybe exist in DSi/3DS with AR6013/AR6014):

DSi Atheros Wifi - Unimplemented WMI Misc Functions

DSi Atheros Wifi - Unimplemented WMI Bluetooth Coexistence (newer AR6002)

DSi Atheros Wifi - Unimplemented WMI Bluetooth Coexistence (AR6003)

DSi Atheros Wifi - Unimplemented WMI DataSet Functions

DSi Atheros Wifi - Unimplemented WMI AP Mode Functions

DSi Atheros Wifi - Unimplemented WMI DFS Functions

DSi Atheros Wifi - Unimplemented WMI P2P Functions

DSi Atheros Wifi - Unimplemented WMI WAC Functions

DSi Atheros Wifi - Unimplemented WMI RF Kill and Store/Recall Functions

DSi Atheros Wifi - Unimplemented WMI THIN Functions

DSi Atheros Wifi - Unimplemented WMI Pyxis Functions

Aside from WMI Commands/Events, it should be obviously also possible to transfer actual data packets, but unknown to do that... maybe it's done through MBOX0 too, and maybe related to WMI DATA HDR, WMI TX META V0..3, WMI RX META V0..2 in "wmi.h" and/or to stuff in "htc.h".

DSi Atheros Wifi I2C EEPROM

DSi Atheros Wifi SDIO Function 0 Register Summary

Atheros SDIO "Function 0" area

```
0:00000 2
               Revision
                              (0011h = CCCRv1.10. SDI0v1.10. SDv1.01)
                              (0202h = Function 1 enabled/ready)
0:00002 2
               Function
0:00004 2
              Interrupt Flags(0000h = None enabled/pending)
0:00006 1
               Abort/Reset
                              (00h)
0:00007 1
               Bus Interface (82h = 4bit mode, pulldown=off)
                                                                         CCCR
0:00008 1
               Card Capability(17h)
0:00009 3
               CISO Pointer
                              (001000h = CIS0 at 0:01000h)
                 ..suspend..? (zero-filled)
0:0000C ..
                              (0000h = Function 0 Block Size, variable);
0:00010 2
               Block Size
0:00012 1
               Power Control (03h = supports/uses more than 720mW)
                              (0000h = Supports only SDR12)
0:00013 2
               Bus Speed
0:00015 1
               Driver Strength(00h)
              Interrupt Ext (00h = No aysnc IRQ support in 4bit mode);
0:00016 1
                              (zero-filled)
0:00017 E9h
               Reserved
```

```
0:00100 2
                 Interface Type (0000h=Not SDIO standard, no CSA)
 0:00102 1
                 Power
                                 (00h=No power selection)
 0:00103 6
                 Reserved
                                 (zero-filled)
 0:00109 3
                 CIS1 Pointer
                                 (001100h = CIS1 at 0:01100h)
                                                                             FBR1
 0:0010C 4
                 CSA Stuff
                                 (zero-filled, CSA isn't supported)
                 Block Size
                                 (0080h = Function 1 Block Size, variable);
 0:00110 2
 0:00112 EEh
                 Reserved
                                 (zero-filled)
                                                                           ;-FBRn
 0:00200 600h
                 FBR2..FBR7
                                 (zero-filled)
 0:00800 800h
                 Reserved
                                 (zero-filled)
                                                                           :-N/A
 0:01000
                  01 03 D9 01 FF
                                     ;DEVICE (D9h=FUNCSPEC,01h=Siz,FFh=End;\
                  20 04 71 02 00 02 :MANFID (0271h=Atheros. 0200h=AR6002):
 0:01005
                                     :FUNCID (OCh.OOh=Standard for SDIO) :
 0:0100B
                  21 02 0C 00
 0:0100F
                  22 04 00 00 08 32 ; FUNCE (0800h=MaxBlkSiz,32h=25Mbit/s); CIS0
                  1A 05 01 01 00 02 07
 0:01015
                                                   ;\
                                                             :CONFIG
                  1B 08 C1 41 30 30 FF FF 32 00
                                                   ; PROM?
                                                            ;CFTABLE ENTRY;
 0:0101C
                                                   ; RAM?
 0:01026
                  14 00
                                                             ;NO LINK
 0:01028..01044 FF-filled (1Dh bytes) :uh?
                                                             : END
 0:01045..010FF
                  00-filled (BBh bytes) ;unused
 0:01100
                  20 04 71 02 00 02 ;MANFID (0271h=Atheros, 0200h=AR6002);
 0:01106
                  21 02 0C 00
                                   ;FUNCID (OCh,OOh=Standard for SDIO)
                  22 2A 01
 0:0110A
                                   ; FUNCE
 0:0110D
                   01 11
                                   ;FUNCE WakeUpSupport(01h), v1.1(11h)
                   00 00 00 00
                                   ;FUNCE Serial Number (0000000h=None)
 0:0110F
                   00 00 00 00 00 ; FUNCE CSA Stuff (00000000h,00h=None)
 0:01113
                   00 08
                                   ;FUNCE Max Block Size (0800h)
                                                                             CIS1
 0:01118
                   00 00 FF 80
                                   ; FUNCE OCR (80FF0000h)
 0:0111A
 0:0111E
                   00 00 00
                                   ;FUNCE Operate Min/Avg/Max (00,00,00)
                                   ; FUNCE Standby Min/Avg/Max (00,01,0A)
 0:01121
                   00 01 0A
 0:01124
                   00 00 00 00
                                   ;FUNCE Bandwidth Min/Opt (0000h,0000h) ;
 0:01128
                   00 00
                                   :FUNCE Timeout Enable-till-Rdv (0000h) :
                   00 00 00 00
                                   ;FUNCE Operation Avg/Max (0000h,0000h);
 0:0112A
                                   ;FUNCE HighCurrentAvg/Max (0100h,0100h);
                   00 01 00 01
 0:0112E
 0:01132
                   00 01 00 01
                                   :FUNCE LowCurrent Avg/Max (0100h.0100h):
 0:01136
                  80 01 06
                                   : VENDOR
                  81 01 07
                                   :VENDOR
 0:01139
 0:0113C
                  82 01 DF
                                   : VENDOR
 0:0113F
                  FF
                                   :END
 0:01140
                  01
                                   :Garbage?
                  00-filled (BFh bytes) ;unused
 0:01141..011FF
 0:01200..02FFF
                  mirrors of 01000h..011FFh (CIS0 and CIS1) (1E00h bytes);\N/A
                  00-filled (.... bytes) ;unused... reserved
 0:03000..
Briefly
                  11 00 02 02 00 00 00 82 17 00 10 00 00 00 00 00 :\
 0:00000
```

```
0:00010
               00 00 03 00 00 00 00
0:00017..000FF unused (zerofilled)
0:00100
               0:00110
               80 00
0:00112..00FFF unused (zerofilled)
0:01000
               01 03 D9 01 FF
                                     ;hif.h: 271h
0:01005
               20 04 71 02 00 02
0:0100B
               21 02 0C 00
0:0100F
               22 04 00 00 08 32
0:01015
               1A 05 01 01 00 02 07
               1B 08 C1 41 30 30 FF FF 32 00
0:0101C
               14 00
0:01026
                                             : RAM?
0:01028..01044 FF-filled (1Dh bytes) uh?
0:01045..010FF 00-filled
0:01100
               20 04 71 02 00 02
0:01106
               21 02 0C 00
               22 2A 01 01 11 00 00 00 00 00
0:0110A
                                            00 00 00 00
                                                         00 08 00 00
                     FF 80 00 00 00 00 01 0A 00 00 00 00
0:0111C
                                                         00 00 00 00
0:0112C
                    00 00 00 01 00 01 00 01 00 01
0:01136
               80 01 06
0:01139
              81 01 07
0:0113C
               82 01 DF
0:0113F
               FF 01 00
0:01142..011FF 00-filled
0:01200..02FFF mirrors of 01000..011FF (common cis and function 1 cis) ?
0:03000...
               00-filled
```

DSi Atheros Wifi SDIO Function 1 Register Summary

Atheros SDIO "Function 1" area

```
1:00000..000FF Mbox0 (100h bytes) <--DMA------> Internal 256MB
1:00100..001FF Mbox1 (100h bytes) <--DMA-----> Internal 256MB
1:00200..002FF Mbox2 (100h bytes) <--DMA-----> Internal 256MB
1:00300..003FF Mbox3 (100h bytes) <--DMA-----> Internal 256MB
1:00400..005FF Control Registers <--WINDOW_DATA--> Internal 256MB
1:00600..007FF CIS Window; Window ---huh???----> Internal 256MB
1:00800..00FFF Mbox0 Alias (bigger 800h bytes alias)
1:01000..017FF Mbox1 Alias (bigger 800h bytes alias)
1:01800..01FFF Mbox2 Alias (bigger 800h bytes alias)
1:02000..027FF Mbox3 Alias (bigger 800h bytes alias)
1:02800..03FFF Extra Mbox0 Alias "for future usage" (1800h bytes)
1:04000..1FFFF Unspecified
```

```
mbox wlan host reg.h -- in SDIO Function 1 address space
                   Mbox0 (100h bytes) <--DMA-----> Internal 256MB
 1:00000h 100h
 1:00100h 100h
                   Mbox1 (100h bytes) <--DMA-----> Internal 256MB
 1:00200h 100h
                   Mbox2 (100h bytes) <--DMA-----> Internal 256MB
                   Mbox3 (100h bytes) <--DMA-----> Internal 256MB
 1:00300h 100h
 1:00400h 1
                   HOST INT STATUS
                                       (R)
                   CPU INT STATUS
                                       (R/W)
 1:00401h 1
                   ERROR INT STATUS
 1:00402h 1
                                       (R/W)
                   COUNTER INT STATUS (R)
 1:00403h 1
                                       (R)
                   MBOX FRAME
 1:00404h 1
 1:00405h 1
                   RX LOOKAHEAD VALID (R)
                   HOST INT STATUS2
 1:00406h 1
                                                 ;\GMBOX related, hw4/hw6 only
                   GMBOX RX AVAIL
 1:00407h 1
                   RX L00KAHEAD0[0..3] (R)
 1:00408h 1x4
                   RX_L00KAHEAD1[0..3] (R)
 1:0040Ch 1x4
 1:00410h 1x4
                   RX L00KAHEAD2[0..3] (R)
                   RX L00KAHEAD3[0..3] (R)
 1:00414h 1x4
                   (HOST ) INT STATUS ENABLE
 1:00418h 1
                                              (R/W)
 1:00419h 1
                   CPU INT STATUS ENABLE
                                              (R/W)
                   ERROR (INT )STATUS ENABLE (R/W)
 1:0041Ah 1
                   COUNTER INT STATUS ENABLE (R/W)
 1:0041Bh 1
 1:0041Ch 1x4
                   PAD1
                                         (FFh,6Eh,D7h,BFh - maybe some mirror?)
 1:00420h 1x8
                   COUNT[0..7]
                                        (R/W)
 1:00428h 1x24
                   PAD2
    00428h 4
                        (mirror of 1:00468h?)
   0042Ch 4
                       (mirror of 1:0041Ch?)
   00430h 4
                       (mirror of 1:00410h?)
   00434h 4
                       (mirror of 1:00...h?)
                       (mirror of 1:00468h?)
   00438h 4
    0043Ch 4
                       (mirror of 1:0041Ch?)
                                        (R, or Write=anv)
 1:00440h 4x8
                   COUNT DEC[0..7]
                   SCRATCH[0..7]
 1:00460h 1x8
                                        (R/W)
 1:00468h 1
                   FIFO TIMEOUT
                                        (R/W)
                   FIFO TIMEOUT ENABLE (R/W)
 1:00469h 1
                   DISABLE SLEEP
 1:0046Ah 1
                                        (R/W)
 1:0046Bh 1x3
 1:0046Eh 1
                   LOCAL BUS ENDIAN
                                        (R/W) (AR6001 only, not hw2/hw4/hw6)
 1:0046Fh 1
 1:00470h 1
                   LOCAL BUS
                                        (R \text{ and } R/W)
 1:00471h 1x1
                   PAD4
 1:00472h 1
                   INT WLAN
                                        (R/W)
 1:00473h 1x1
                   PAD5
 1:00474h 4
                   WINDOW DATA
                                        (R/W)
                                                 ;\
```

```
1:00478h 4
                 WINDOW WRITE ADDR
                                     (W)
1:0047Ch 4
                 WINDOW READ ADDR
                                     (W)
                 HOST CTRL SPI CONFIG (R/W)
1:00480h 1
                 HOST CTRL SPI STATUS (R/W)
1:00481h 1
                 NON ASSOC SLEEP EN ; hw2/hw4/hw6 (but didn't exist on AR6001)
1:00482h 1
                 CPU DBG SEL
                                                 ;\DBG, hw4/hw6 only
1:00483h 1
                 CPU DBG[0..3]
1:00484h 1x4
1:00488h 1
                 (HOST )INT STATUS2 ENABLE (R/W); \
1:00489h 1x7
                 PAD6
                                                 ; GMBOX related, hw4/hw6 only
1:00490h 1x8
                 GMBOX RX LOOKAHEAD[0..7]
                 GMBOX RX LOOKAHEAD MUX
1:00498h 1
1:00499h 1x359
                 PAD7
1:00600h 1x512
                 CIS WINDOW[0..511]
                                     (R/W?!)
                                                     ;SDIO 0:01000h..0:011FFh
                 Mbox0 Alias (bigger 800h bytes alias)
1:00800h 800h
                 Mbox1 Alias (bigger 800h bytes alias)
1:01000h 800h
                 Mbox2 Alias (bigger 800h bytes alias)
1:01800h 800h
                 Mbox3 Alias (bigger 800h bytes alias)
1:02000h 800h
                 Extra Mbox0 Alias "for future usage" (1800h bytes)
1:02800h 1800h
1:04000h 1C000h Unspecified
```

DSi Atheros Wifi - SDIO Function 1 I/O - mbox wlan host reg

```
Differences between hw2 versus hw4/hw6 (hw4 and hw6 are exactly same):
added several new "GMBOX" registers (hw4/hw6)
added new CPU_DBG registers (hw4/hw6)
added three new "UART_HCI_FRAMER_xxx" error bits (hw4/hw6)
renamed "DRAGON_INT" (hw2) "INT" (hw4/hw6)
renamed "SPI_xxx" (hw2) to "HOST_CTRL_SPI_xxx" (hw4/hw6)

1:00000h..000FFh - Mbox0 (100h bytes)
1:00100h..001FFh - Mbox1 (100h bytes)
1:00200h..002FFh - Mbox2 (100h bytes)
1:00300h..003FFh - Mbox3 (100h bytes)
1:01000h..017FFh - Mbox1 Alias (bigger 800h bytes alias)
1:01800h..01FFFh - Mbox2 Alias (bigger 800h bytes alias)
1:02000h..027FFh - Mbox3 Alias (bigger 800h bytes alias)
1:02800h..03FFFh - Extra Mbox0 Alias "for future usage" (1800h bytes)
```

The MBOXes are some sort of FIFOs for transferring data blocks to/from wifi controller. Transfer end seems to be indicated by reading/writing the LAST byte (eg. when sending 4 bytes via Mbox0, data would be usually written to increasing addresses at 1:000FCh..000FFh, or 1:00FFCh..00FFh when using the bigger

Mbox alias) (technically, those addresses are just mirrors of each other, so one could as well write all bytes to the same address, or to random addresses at 1:00000h..000FFh and/or 1:00800h..00FFFh in no specific order; the only special case is that the last byte at 1:000FFh/1:00FFFh seems to be triggering something... like maybe throwing an IRQ at remote side or so).

In total, there appear to be eight MBOXes for SDIO: Four TXFIFOs (from SDIO to Xtensa side), plus four RXFIFOs (from Xtensa to SDIO side). The capacity of the FIFOs is unknown; the 800h-byte spaces would suggest 800h bytes, but the firmware uploader seems to use only max 200h bytes for whatever reason. Hardware tests suggest only 80h bytes MBOX1-3 TXFIFOs, and 8Ah or 3CD0h bytes for MBOX0 TXFIFO (8Ah when writing LAST bytes, 3CD0h otherwise); that results may be disturbed by the firmware trying to process incoming data.

Reading from EMPTY FIFO keeps returning the most recently read value (the last byte before the FIFO got empty).

Writes to FULL FIFO... results are unknown... maybe ignored, and/or producing TIMEOUTs?

```
1:00400h - HOST_INT_STATUS (R)
1:00418h - (HOST_)INT_STATUS_ENABLE (R/W)
Status.read: 0=No IRQ, 1=IRQ
Enable.read/write: 0=Disable. 1=Enable
```

0-3 MBOX DATA MBOX0..3 Data pending (RX FIFO not empty)

4 COUNTER Secondary IRQ from COUNTER INT STATUS

5 INT Copy of internal CPU's interrupt line (aka DRAGON_INT)

6 CPU Secondary IRQ from CPU_INT_STATUS
7 ERROR Secondary IRQ from ERROR_INT_STATUS

The status register is read-only (to reset the status bits: read/reset the corresponding MBOXes, or acknowledge the corresponding Secondary IRQ sources).

1:00401h - CPU_INT_STATUS (R/W)

1:00419h - CPU_INT_STATUS_ENABLE (R/W)

Status.read: 0=No IRQ, 1=IRQ

Status.write: 0=No change, 1=Acknowledge Enable.read/write: 0=Disable. 1=Enable

0-7 BIT Interrupt 0..7 from internal CPU

These bits are eight general purpose IRQ signals from the internal CPU (the meaning of the bits depends on software/firmware) (see WLAN_INT_HOST).

```
1:00402h - ERROR_INT_STATUS (R/W)
```

1:0041Ah - ERROR_(INT_)STATUS_ENABLE (R/W)

Status.read: 0=No IRQ, 1=IRQ

Status.write: 0=No change, 1=Acknowledge (except bit3)

Enable.read/write: 0=Disable, 1=Enable (except bit3)

- O TX OVERFLOW (host tried to write to a full MBOX)
- 1 RX UNDERFLOW (host tried to read from an empty MBOX)
- WAKEUP (client has entered ON-state)
- 3 SPI Error Interrupt ;STATUS only (not STATUS_ENABLE) (R)
- 4 hw4/hw6: UART HCI FRAMER UNDERFLOW ;\

```
5 hw4/hw6: UART_HCI_FRAMER_OVERFLOW ; hw4/hw6 only
6 hw4/hw6: UART_HCI_FRAMER_SYNC_ERROR ;/
7 -
```

Bit3 can be acknowledged or disabled only via SPI-specific registers from SPI host (that is, probably referring to the HOST_CTRL_SPI_CONFIG and HOST_CTRL_SPI_STATUS registers).

```
1:00403h - COUNTER_INT_STATUS (R)
```

1:0041Bh - COUNTER INT STATUS ENABLE (R/W)

Status.read: 0=No IRQ, 1=IRQ

Enable.read/write: 0=Disable, 1=Enable 0-7 COUNT[0..7] is nonzero

The status register is read-only (to reset the status bits: decrease the COUNT values via COUNT_DEC[0..7]) (unknown if directly writing to COUNT[0..7] does also affect the interrupt bits; probably it does, although official specs suggests that only 00h <--> 01h transitions affect IRQ bits).

```
1:00406h - HOST INT STATUS2 - hw4/hw6 only
1:00488h - (HOST )INT STATUS2 ENABLE (R/W) - hw4/hw6 only
         hw4/hw6: GMBOX DATA
 0
         hw4/hw6: GMBOX TX OVERFLOW
                                                        ; hw4/hw6 only
 1
         hw4/hw6: GMBOX RX UNDERFLOW
 2
 3-7
1:00404h - MBOX FRAME (R)
        MBOX0..3 contains a SOM (start of message) byte in RX FIFO (1=Yes)
 0 - 3
        MBOXO...3 contains a EOM (end of message) byte in RX FIFO
 4-7
                                                                   (1=Yes)
Note: A SOM byte always follows an EOM byte from the previous message.
1:00405h - RX LOOKAHEAD VALID (R)
        MBOXO...3 contains at least 4 bytes in RX FIFO (1=Yes)
 0-3
 4-7
1:00407h - GMBOX RX AVAIL - hw4/hw6 only
         hw4/hw6: BYTE
 0-6
                                                        :-hw4/hw6 onlv
uh, a "7bit-byte"? ... or maybe "number of bytes"?
1:00408h..0040Bh - RX LOOKAHEAD0[0..3] (R)
1:0040Ch..0040Fh - RX LOOKAHEAD1[0..3] (R)
1:00410h..00413h - RX LOOKAHEAD2[0..3] (R)
1:00414h..00417h - RX LOOKAHEAD3[0..3] (R)
        MBOX RX FIFO Head-3 byte ;\what is that?
```

```
8-15 MBOX RX FIFO Head-2 byte ; head "minus" N, or maybe 16-23 MBOX RX FIFO Head-1 byte ;/head "plus index" N?
```

24-31 MBOX RX FIFO Head byte

Allows to preview the first 1..4 byte(s) from MBOX0..3, without removing the data from the FIFO. The first byte is valid when HOST_INT_STATUS indicates FIFO not empty. The first four bytes are valid when RX_LOOKAHEAD_VALID indicates at least 4 bytes in FIFO.

1:00420h..00427h - COUNT[0..7] (R/W)

This are eight 8bit counter registers for communicating with internal CPU (see LOCAL_COUNT and COUNT_INC in internal I/O map).

0-7 Credit Counter Value

1:00440h..0045Fh - COUNT DEC[0..7] (R, or Write=any)

This are eight 32bit registers. Reading or writing the LSB of the 32bit values does decrement the corresponding COUNT register by one. The written value is ignored, reading returns the old COUNT value (before decrement). The decrement doesn't occur if the COUNT is already zero. The corresponding IRQ bit is cleared when COUNT becomes zero.

- 0-7 Credit Counter Value
- 8-31 Zero? (dummy padding for 32bit access)

1:00460h..00467h - SCRATCH[0..7] (R/W)

This are eight 8bit general-purpose registers for communicating with internal CPU (see LOCAL SCRATCH in internal I/O map).

0-7 General Purpose Value

1:00468h - FIFO TIMEOUT (R/W)

Timeout (SDIO Wait duration) for cases when reading from empty MBOXes or writing to full MBOXes. On AR6001, timeout is counted in 1ms units (when CORE CLK=40MHz) or 0.5ms units (when CORE CLK=80MHz). Timings for AR6002 are probably same/similar?

0-7 Timeout (01h..FFh) (00h=Reserved/don't use)

1:00469h - FIFO TIMEOUT ENABLE (R/W)

- 0 Enable FIFO Timeouts (0=Disable, 1=Enable)
- 1-7

1:0046Ah - DISABLE_SLEEP (R/W)

- 0 Prevent Sleep (0=Allow Sleep, 1=Prevent Sleep)
- 1 Prevent Sleep when Host IRQ pending (0=Allow Sleep, 1=Prevent Sleep)
- 2-7

1:0046Eh - LOCAL BUS ENDIAN (R/W) (AR6001 only, not hw2/hw4/hw6)

- 0 AR6001 only: (0=Little Endian, 1=Big Endian) ;-not hw2/hw4/hw6
- _ .

1:00470h - LOCAL BUS (R and R/W)

```
0-1 Current Chip State (0=Shutdown, 1=On, 2=Sleep, 3=Wakeup) (R)
2 AR6001 only: KEEP_AWAKE (R/W) ;\
3 AR6001 only: IO_ENABLE (R/W) ; not hw2/hw4/hw6
4 AR6001 only: SOFT_RESET (R/W) ;/
5-7
```

1:00472h - INT WLAN (R/W)

0-7 "VECTOR" or interrupt 0..7 ? (0=No change, 1=Set) Sends IRQs to internal CPU (see WLAN MBOX INT STATUS bit0-7).

1:00474h..00477h - WINDOW DATA

0-31 DATA

Used to access the internal Xtensa memory space. The actual memory access occurs when writing the WINDOW xxx ADDR registers (see below).

1:00478h..0047Bh - WINDOW_WRITE_ADDR (W) (read: crashes hardware?) 1:0047Ch..0047Fh - WINDOW READ ADDR (W) (read: crashes hardware?)

```
0-1 Ignored
```

2-27 ADDR (in 4-byte steps)

28-31 ?

Writing an address to these registers causes 32bit data to be transferred to/from WINDOW DATA register.

For a memory write: First write WINDOW DATA, then write WINDOW WRITE ADDR

For a memory read: First write WINDOW READ ADDR, then read WINDOW DATA

The memory transfers seem to occur on writing address LSB (ie. one must first write the upper three ADDR bytes, then write the lower ADDR byte; that requires sending two separate SDIO commands, except, for accesses within the same 100h-byte block, one may get away with a single SDIO command for changing the LSB only, and leaving the MSBs unchanged).

Caution: Trying to read the ADDR registers seems to be somehow crashing the SDIO hardware (causing errors when trying to send any further SDIO commands).

1:00480h - HOST CTRL SPI CONFIG (R/W)

This register can be accessed only via SPI interface.

- 0-1 DATA SIZE (0=8bit, 1=16bit, 2=32bit, 3=Reserved) (addr = always 16bit)
- TEST_MODE (0=Normal, 1=Loopback/Echo)
- 3 INTERRUPT_ENABLE (0=Disable, 1=Enable)
- 4 SPI_RESET (0=Normal Operation, 1=Reset SPI core)
- 5 AR6001 only, not AR6002? SPI_CLK_OFFSET (R)
- 6 -
- 7 AR6001 only, not AR6002? ENDIAN (R/W)

1:00481h - HOST_CTRL_SPI_STATUS (R/W)

This register is automatically output on SPI bus after completion of SPI data transfers.

0 READY (0=Command Pending, 1=Completed/Ready) (R)

```
(0=0kay, 1=Write-Error)
                                           (write: 0=No change, 1=Ack)
  1
         WR ERR
                                                                         (R/ack)
                 (0=0kay, 1=Read-Error)
         RD ERR
                                           (write: 0=No change, 1=Ack) (R/ack)
  3
         ADDR ERR (0=0kay, 1=Addr-Error)
                                           (write: 0=No change?, 1=Ack?)
  4
         AR60\overline{0}1 only, not AR6002? - IFF ERR
  5
         AR6001 only, not AR6002? - DMA OVER
 6-7
1:00482h - NON ASSOC SLEEP EN; hw2/hw4/hw6 (but didn't exist on AR6001)
  0
         BIT
 1-7
1:00483h - CPU DBG SEL - hw4/hw6 only
  0-5
         BIT
                                                         ;-hw4/hw6 only
  6-7
1:00484h..00487h - CPU_DBG[0..3] - hw4/hw6 only
  0-7
         DATA
                                                         :-hw4/hw6 onlv
1:00490h..00497h - GMBOX RX LOOKAHEAD[0..7] - hw4/hw6 only
  0-7
         DATA
                                                         ;-hw4/hw6 only
1:00498h - GMBOX RX LOOKAHEAD MUX - hw4/hw6 only
                                                        ;-hw4/hw6 only
  0
         SEL
  1-7
1:00600h..007FFh - CIS WINDOW[0..511] (R/W?!)
  0-7
         DATA
```

DSi Atheros Wifi Misc

Atheros chip References

```
Related Atheros chips:

AR6001 with MIPS CPU, 18x18 pin BGA package ;not used in DSi/3DS

AR6002 with Xtensa CPU, 13x13 pin BGA package ;used in early DSi

AR6013 unknown details (built-in MM3218?) ;used in later DSi

AR6014 unknown details (similar to AR6013?) ;used in 3DS

There are some datasheets & source code:

http://www.datasheetspdf.com/PDF/AR6002/705769/6 ;AR6002 datasheet 56 pages

http://www.datasheetspdf.com/PDF/AR6001X/900300/1 ;AR6001 datasheet 148 pages
```

```
http://svn.openmoko.org/developers/nbd/ar6k/ ;AR6K source code
```

The overall hardware registers appear to be same for all AR60xx chips (no matter if they contain MIPS or Xtensa CPUs). The AR6002 datasheet doesn't contain ANY details about hardware registers. The AR6001 datasheet describes SOME hardware registers. And, the AR6K source code contains details about MORE undocumented hardware registers (in some cases listing DIFFERENT addresses as in the datasheet).

The AR6013/AR6014 chips are probably custom designs with some extra MM3218 emulation for NDS games (and possible with some unknown extra hardware features).

BPTWL

Apart from SDIO bus, some wifi functions are also controlled by the BPTWL chip (accessed via I2C bus). The wifi related BPTWL signals are:

```
ATH_TX_H ;\maybe some/all of these do just indicate traffic WL_RXPE ; (for blinking the wifi LED, if it is enabled) WL_TXPE ;/
/WIFI RST ;-Reset or so
```

That signals seem to be used with BPTWL register 30h, which is allowing to disable the Wifi LED, and might also allow to do things like restting the Wifi hardware, and/or switching between NDS and DSi wifi-modes.

DSi Atheros Wifi - Command Summary

BMI Command Summary (Bootloader Messaging Interface)

```
BMI NO COMMAND
00h
                                                 Invalid (ignored)
01h
     BMI DONE
                                                 Launch Firmware
     BMI READ MEMORY
02h
                                                 Read Memory
     BMI WRITE MEMORY (normal)
03h
                                                 Write Memory
03h
     BMI_WRITE_MEMORY (with dest=00001234h)
                                                 Segmented Write (not in DSi)
04h
      BMI EXECUTE
                                                 Execute
     BMI SET APP START
05h
                                                 Set App Start
06h
     BMI READ SOC REGISTER
                                                 Read Register
07h
     BMI WRITE SOC REGISTER
                                                 Write Register
     BMI GET TARGET ID aka BMI GET TARGET INFO Get Version
08h
09h
     BMI ROMPATCH INSTALL
                                                 TCAM/BCAM xxxxx
0Ah
     BMI_ROMPATCH_UNINSTALL
                                                 TCAM/BCAM Clr index and xxx
0Bh
     BMI ROMPATCH ACTIVATE
                                                 TCAM/BCAM Set indices
0Ch
     BMI_ROMPATCH_DEACTIVATE
                                                 TCAM/BCAM Clr indices
0Dh
     BMI LZ STREAM START
                                                 LZ Uncompress Stream Start
     BMI LZ DATA
0Eh
                                                 LZ Data Input
     BMI NVRAM PROCESS ; not implemented in DSi Invalid (ignored)
10h..FFFFFFFF Unused
                                                 Invalid (ignored)
```

WMI Command Summary (Wireless Module Interface)

Unknown yet HOW these WMI commands are transferred; probably via MBOX0, and probably with whatever header(s), which MIGHT be defined in "htc.h",

```
and MIGHT be also related to the "WMI CMD HDR" structure in "wmi.h". The DSi does send SOMETHING that MIGHT be commands or other stuff,
formatted as so:
 00h 2
                Values 00h,00h
                                     ;or 01h,01h
                Length (of parameters, plus 0..2 ?)
 02h 2
 04h 2
                Values 00h,00h
                Command ID (xxxxh) (spotted values are 0002h, 0004h, 0008h)
 06h 2
 08h LEN-(0..2) Command Parameters
                Whatever
                Zerofilled (till 80h-byte size)
If above is correct, then the DSi would send several WMI RECONNECT CMD commands right after BMI boot completion (which wouldn't seem to make too
much sense), plus WMI SYNCHRONIZE CMD and WMI START SCAN CMD (which might make a bit more sense).
 0001h WMI CONNECT CMD
 0002h WMI_RECONNECT_CMD
 0003h WMI_DISCONNECT_CMD
        WMI SYNCHRONIZE CMD
 0004h
 0005h WMI CREATE PSTREAM CMD
                                     ;aka WMI CRE PRIORITY STREAM
        WMI DELETE PSTREAM CMD
 0006h
                                     ;aka WMI DEL PRIORITY STREAM
 0007h WMI START SCAN CMD
 0008h WMI SET SCAN PARAMS CMD
 0009h WMI SET BSS FILTER CMD
                                     ;aka WMI BSS FILTER CMD
        WMI SET PROBED SSID CMD
 000Ah
        WMI SET LISTEN INT CMD
 000Bh
 000Ch WMI SET BMISS TIME CMD
        WMI_SET_DISC_TIMEOUT_CMD
 000Dh
                                     ;aka WMI SET DISCONNECT TIMEOUT
 000Eh WMI GET CHANNEL LIST CMD
                                     ;reply 000Eh ;aka WMI CHANNEL LIST
 000Fh WMI SET BEACON INT CMD
        WMI GET STATISTICS CMD
 0010h
                                     ;reply WMI REPORT STATISTICS
 0011h WMI SET CHANNEL PARAMS CMD
                                    ; aka WMI CHANNEL PARAMS CMD
        WMI_SET_POWER_MODE_CMD
                                     ;aka WMI POWER MODE CMD
 0012h
 0013h WMI SET IBSS PM CAPS CMD
                                     ;aka WMI IBSS PM CAPS CMD
        WMI_SET_POWER_PARAMS_CMD
                                     ;aka WMI POWER PARAMS CMD
 0014h
 0015h WMI_SET_POWERSAVE TIMERS POLICY CMD ;aka WMI POWERSAVE...
 0016h WMI ADD CIPHER KEY CMD
        WMI DELETE CIPHER KEY CMD
 0017h
        WMI ADD KRK CMD
 0018h
        WMI DELETE KRK CMD
 0019h
        WMI SET PMKID CMD
 001Ah
 001Bh
        WMI SET TX PWR CMD
        WMI GET TX PWR CMD
 001Ch
                                     ;aka WMI TX PWR ;reply 001Ch
        WMI_SET_ASSOC_INFO_CMD
 001Dh
 001Eh
        WMI ADD BAD AP CMD
        WMI DELETE BAD AP CMD
 001Fh
        WMI SET TKIP COUNTERMEASURES CMD
 0020h
```

0021h WMI RSSI THRESHOLD PARAMS CMD

```
0022h WMI TARGET ERROR REPORT BITMASK CMD
 0023h WMI SET ACCESS PARAMS CMD
 0024h
        WMI SET RETRY LIMITS CMD
 0025h WMI SET OPT MODE CMD
 0026h WMI OPT TX FRAME CMD
 0027h
        WMI SET VOICE PKT SIZE CMD
 0028h WMI SET MAX SP LEN CMD
 0029h
        WMI SET ROAM CTRL CMD
        WMI GET ROAM TBL CMD ;aka REPORT ROAM TBL, TARGET ROAM TBL ;reply 100Fh
 002Ah
 002Bh
        WMI GET ROAM DATA CMD
                                  ;reply 1015h ?
        WMI ENABLE RM CMD
 002Ch
                                                       ; not implemented in DSi
 002Dh WMI SET MAX OFFHOME DURATION CMD
 002Eh WMI EXTENSION CMD
                           ;prefix for WMIX "Non-wireless extensions"...
 002Eh:2001h WMIX DSETOPEN REPLY_CMD ; reply to 3001h ;\not implemented in DSi
              WMIX DSETDATA REPLY CMD ; reply to 3003h ;/
 002Eh:2002h
              WMIX GPIO OUTPUT SET CMD
 002Eh:2003h
                                         ;reply=3006h
 002Eh:2004h WMIX GPIO INPUT GET CMD
                                         ; reply=3005h
 002Eh:2005h
              WMIX GPIO REGISTER SET CMD ; reply=3006h, too
                                                               ; GPIO
 002Eh:2006h WMIX GPIO REGISTER GET CMD ; reply=3005h, too
              WMIX GPIO INTR ACK CMD ; reply to 3004h
 002Eh:2007h
              WMIX HB CHALLENGE RESP CMD ; reply=3007h
 002Eh:2008h
                                                              ;-HB=heartbeat
 002Eh:2009h
              WMIX DBGLOG CFG MODULE CMD
              WMIX PROF CFG CMD
                                                       ;\
 002Eh:200Ah
 002Eh:200Bh WMIX PROF ADDR SET CMD
 002Eh:200Ch
              WMIX PROF START CMD
                                                       ; not implemented in DSi
 002Eh:200Dh WMIX PROF STOP CMD
 002Eh:200Eh WMIX PROF COUNT GET CMD ; reply 3009h
                                                       ;/
 002Fh WMI SNR THRESHOLD PARAMS CMD
 0030h WMI LQ THRESHOLD PARAMS CMD
        WMI SET LPREAMBLE CMD
 0031h
 0032h WMI SET RTS CMD
 0033h
        WMI CLR RSSI SNR CMD
        WMI SET FIXRATES CMD
 0034h
                                ;aka WMI FIX RATES CMD
 0035h WMI GET FIXRATES CMD
                                     ;reply 0035h
 0036h WMI SET AUTH MODE CMD
                               ;aka WMI SET RECONNECT AUTH MODE CMD
;below not in AR6001
 0037h WMI SET REASSOC MODE CMD
 0038h
        WMI SET WMM CMD
 0039h
        WMI SET WMM TXOP CMD
 ; NOT!
        WMI SET QOS SUPP CMD
                                 ;<-- this NOT here!
 003Ah
        WMI TEST CMD
                                                       ;-not implemented in DSi
 003Bh
        WMI SET BT STATUS CMD
                                 ;\AR6002 Bluetooth Coexistence only?
 003Ch
        WMI SET BT PARAMS CMD
        WMI SET KEEPALIVE CMD
 003Dh
 003Eh
        WMI GET KEEPALIVE CMD
                                     ;reply 003Eh
```

```
003Fh WMI SET APPIE CMD ;aka SET APP IE
  0040h WMI GET APPIE CMD ; aka GET APP IE ; reply=?
                                                      ;-not implemented in DSi
        WMI SET WSC STATUS CMD
                               ;aka WSC REG
 0041h
 0042h
        WMI SET HOST SLEEP MODE CMD
                                                      ;\
        WMI SET WOW MODE CMD
 0043h
        WMI GET WOW LIST CMD
                                    ;reply=1018h
 0044h
                                                      ; Wake on Wireless (WOW)
 0045h WMI ADD WOW PATTERN CMD
 0046h WMI DEL WOW PATTERN CMD
 ; below four as of "AR6kSDK.build sw.18/include/wmi.h" (from 2006)
        WMI SET MAC ADDRESS CMD (later moved to F003h)
 :0047h
 ;0048h WMI_SET_AKMP_PARAMS_CMD (later moved to F004h)
 :0049h WMI SET PMKID LIST CMD (later moved to F005h)
        WMI GET PMKID LIST CMD (later moved to F006h)
 ; 004Ah
        WMI SET FRAMERATES CMD
 0047h
                                 ;aka WMI FRAME RATES CMD
        WMI SET AP PS CMD
 0048h
                                  ;aka WMI AP PS CMD
        WMI_SET_QOS_SUPP_CMD__;<-- this shall be HERE
 0049h
        WMI SET IE CMD : new cmd from 2012
 004Ah
        WILOCITY types
                               ;\wil6210 stuff
 08xxh
                                                      ; not implemented in DSi
        Performance monitoring ;/
 09xxh
        WMI THIN RESERVED START
 8000h
 8000h WMI THIN CONFIG CMD
 8001h
        WMI THIN SET MIB CMD
                                                      ; not implemented in DSi
 8002h WMI THIN GET MIB CMD ; reply=8001h
                                                      ; (thin commands
                                                      ; from wmi thin.h)
 8003h WMI THIN JOIN CMD
                               ;\newer
 8004h WMI THIN CONNECT CMD
                               ; versions
 8005h WMI THIN RESET CMD
                               :/only
 8FFFh WMI THIN RESERVED END
Developer commands
 F000h WMI SET BITRATE CMD
                               ;aka WMI BIT RATE CMD
 F001h
        WMI GET BITRATE CMD
                                                    ;reply=F001h
        WMI_SET_WHALPARAM_CMD_; aka WHAL_PARAMCMD
 F002h
 F003h WMI_SET_MAC_ADDRESS_CMD ; formerly 0047h
                                                      ;-not implemented in DSi
        WMI SET AKMP PARAMS CMD
 F004h
                                 ;formerly 0048h
 F005h WMI SET PMKID LIST CMD
                                  :formerly 0049h
 F006h WMI GET PMKID LIST CMD
                                  ;formerly 004Ah
                                                   ;reply 1019h
Below stuff (F007h..F05Eh) is not implemented in DSi...
 F007h WMI ABORT SCAN CMD
 F008h WMI SET TARGET EVENT REPORT CMD
 F009h WMI UNUSED1 or WMI PYXIS CONFIG CMD
                                               :\Unused (or Pyxis specific
        WMI_UNUSED2 or WMI_PYXIS_OPERATION_CMD ;/commands)
 F00Ah
 F00Bh
        WMI AP HIDDEN SSID CMD
                                    ï
 F00Ch
        WMI AP SET NUM STA CMD aka WMI AP NUM STA CMD
 FOODH WMI AP ACL POLICY CMD
 FOOEH WMI AP ACL MAC LIST CMD aka WMI AP ACL MAC CMD ;
```

```
FOOFH WMI AP CONFIG COMMIT CMD
                                                          ; AP mode commands
F010h WMI AP SET MLME CMD
F011h WMI AP SET PVB CMD
F012h WMI AP CONN INACT CMD
F013h WMI AP PROT SCAN TIME CMD
F014h WMI_AP_SET_COUNTRY_CMD ; aka WMI_SET_COUNTRY_CMD ;
F015h WMI AP SET DTIM CMD
      WMI_AP_MODE_STAT_CMD ;formerly N/A ;/
WMI_SET_IP_CMD ;formerly F016h
WMI_SET_PARAMS_CMD ;formerly F017h ;reply=101Fh
F016h
F017h WMI SET IP CMD
F018h
F019h WMI SET MCAST FILTER CMD ; formerly F018h
      WMI DEL MCAST FILTER CMD ; formerly F019h
F01Ah
       WMI ALLOW AGGR CMD
F01Bh
F01Ch WMI ADDBA REQ CMD
       WMI DELBA REQ CMD
F01Dh
F01Eh WMI SET HT CAP CMD
F01Fh WMI SET HT OP CMD
F020h WMI SET TX SELECT RATES CMD
F021h WMI SET TX SGI PARAM CMD
F022h WMI SET RATE POLICY CMD
F023h WMI HCI CMD CMD aka WMI HCI CMD
F024h WMI RX FRAME FORMAT CMD
F025h WMI SET THIN MODE CMD
F026h WMI SET BT WLAN CONN PRECEDENCE CMD
F027h WMI AP SET 11BG RATESET CMD
F028h WMI SET PMK CMD
F029h
       WMI MCAST FILTER CMD
      WMI_MCASI_FILIER_CMD ,,
WMI_SET_BTCOEX_FE_ANT_CMD ;\
WMI_SET_BTCOEX_COLOCATED_BT_DEV_CMD ;
WMI_SET_BTCOEX_SCO_CONFIG_CMD ; AR6003
WMI_SET_BTCOEX_A2DP_CONFIG_CMD ; Bluetooth Coexistence
F02Ah WMI SET BTC0EX FE ANT CMD
F02Bh
F02Ch WMI SET BTC0EX SCO CONFIG CMD
FO2Dh WMI SET BTCOEX A2DP CONFIG CMD
       WMI_SET_BTCOEX_ACLCOEX_CONFIG_CMD
F02Eh
F02Fh WMI SET BTC0EX BTINQUIRY PAGE CONFIG CMD
F030h
       WMI SET BTCOEX DEBUG CMD
      WMI_SET_BTCOEX_BT_OPERATING_STATUS_CMD
F031h
F032h WMI_GET_BTC0EX_STATS_CMD ; reply=1026h..1028h
F033h WMI GET BTCOEX CONFIG CMD ; reply=1027h..1029h ;/
F034h WMI SET DFS ENABLE CMD
                                 ;aka WMI SET DFS CMD maybe ?
       WMI SET DFS MINRSSITHRESH CMD ;aka WMI SET DFS CMD too ??
                                                                        ; DFS
F035h
F036h WMI SET DFS MAXPULSEDUR CMD ; aka WMI SET DFS CMD too ??
      WMI DFS RADAR DETECTED CMD ; aka WMI RADAR DETECTED CMD
F037h
F038h WMI P2P SET CONFIG CMD
                                                 ;\ ;<-- confirmed to be F038h
F039h WMI WPS SET CONFIG CMD ; P2P related ;
       WMI SET REQ DEV ATTR CMD ; P2P related ; P2P CMDS
F03Ah
       WMI P2P FIND CMD
F03Bh
```

```
F03Ch WMI P2P ST0P FIND CMD
 ;\ ;<-- claimed to be F040h?
  F041h WMI RX FRAME FILTER CMD
  F042h WMI SET CHANNEL CMD
         WMI WAC ENABLE CMD aka WMI ENABLE WAC CMD
  F043h
         WMI WAC SCAN REPLY CMD
  F044h
                                                            : WAC commands
  F045h
         WMI WAC CTRL REQ CMD
        WMI SET DIV PARAMS CMD aka WMI DIV PARAMS CMD
  F046h
  F047h WMI GET PMK CMD ; reply?
         WMI SET PASSPHRASE CMD
  F048h
                                  ;aka WMI_SEND_ASSOCRES_CMD
  F049h WMI SEND ASSOC RES CMD
                                                                        ;\ASSOC
 F04Ah WMI_SET_ASSOC_REQ_RELAY_CMD ; aka WMI_SET_ASSOCREQ_RELAY
Below uses entirely different numbering in code from 2010 vs 2012...
  F04Bh or F04Dh WMI ACS CTRL CMD; aka WMI ACS CTRL MSG; -ACS sub-commands
 F04Ch or F052h WMI_SET_EXCESS_TX RETRY THRES CMD
                 WMI SET TBD TIME CMD ;-added for wmiconfig command for TBD
  F04Dh or N/A
 F04Eh or N/A WMI_PKTLOG_ENABLE_CMD ;\Pktlog cmds
F04Fh or N/A WMI_PKTLOG_DISABLE_CMD ;/(code from 2012 only)
F050h or F053h WMI_P2P_GO_NEG_REQ_RSP_CMD ;\
  F051h or F054h WMI P2P GRP INIT CMD
                                       )N_DONE_CMD ;
; More P2P commands
  F052h or F055h WMI P2P GRP FORMATION DONE CMD
  F053h or F056h WMI P2P INVITE CMD
  F054h or F057h WMI P2P INVITE REQ RSP CMD
  F055h or F058h WMI P2P PROV DISC REQ CMD
  F056h or F059h WMI P2P SET CMD
  F057h or F04Bh WMI GET RFKILL MODE CMD
                                                                      ;\RFKILL
  F058h or F04Ch WMI SET RFKILL MODE CMD ; aka WMI RFKILL MODE CMD ;/
 F059h or F05Ah WMI AP SET APSD CMD ;\More AP commands
 F05Ah or F05Bh WMI AP APSD BUFFERED TRAFFIC CMD
 F05Bh or F05Ch WMI_P2P_SDPD_TX_CMD
F05Ch or F05Dh WMI_P2P_STOP_SDPD_CMD
                                                         ; More P2P commands
  F05Dh or F05Eh WMI P2P CANCEL CMD
 F05Dh or F05Eh WMI_P2P_CANCEL_CMD
F05Eh or F04Eh WMI_STORERECALL_CONFIGURE_CMD
F05Fh or F04Fh WMI_STORERECALL_RECALL_CMD
                                                         ;\Ultra low power
                                                         ; store/recall commands
  F060h or F050h WMI STORERECALL HOST READY CMD
  F061h or F051h WMI FORCE TARGET ASSERT CMD
                 WMI SET PROBED SSID EX CMD
  F062h or N/A
  F063h or N/A
                 WMI SET NETWORK LIST OFFLOAD CMD
  F064h or N/A
                 WMI_ADD_WOW_EXT_PATTERN_CMD ; NEW stuff
WMI_GTK_OFFLOAD_OP_CMD ; (code from wMI_REMAIN_ON_CHNL_CMD ;
                 WMI SET ARP NS OFFLOAD CMD
  F065h or N/A
  F066h or N/A
                                                         ; (code from 2012 only)
  F067h or N/A
```

```
WMI CANCEL REMAIN ON CHNL CMD
F068h or N/A
              WMI SEND ACTION CMD
F069h or N/A
              WMI PROBE REO REPORT CMD
F06Ah or N/A
              WMI DISABLE 11B RATES CMD
F06Bh or N/A
F06Ch or N/A
              WMI SEND PROBE RESPONSE CMD
F06Dh or N/A
              WMI GET P2P INFO CMD
              WMI AP JOIN BSS CMD
F06Eh or N/A
              WMI_SET_ADHOC_BSSID_CMD
                                                    ;-old, not implemented?
```

DSi Atheros Wifi - Response Summary

Unknown yet HOW events are transferred; the DSi does send some events via MBOX0, apparently with whatever header(s), which MIGHT be defined in "htc.h". The events spotted on DSi are formatted as so:

```
00h 2 Values 01h,02h ;or 00h,02h in case of "obscure values"
02h 2 Length (excluding trailing zerofilled area)
04h 2 Values 08h,00h ;or 0Ch,00h
06h 2 Event ID (100xh) ;or "obscure values" (0001h, 0003h, 0201h)
08h LEN-0Ah Event/Response Data (Length-0Ah bytes)
.. 2 Values 02h,06h
.. 80h-LEN Zerofilled (till 80h-byte size) ;sometimes contains a D0h-byte?
```

Some 'events' may occur due to actual hardware events. Other 'events' may occur as response to certain commands - other commands are THEORETICALLY not having any responses, though MAYBE they do still send some sort of confirmation/error values, which MIGHT explain the above "obscure values".

WMI Events/Responses

```
Events/Responses with same ID as corresponding command
  000Eh WMI GET CHANNEL LIST CMD
  001Ch WMI GET TX PWR CMD
  0035h WMI GET FIXRATES CMD
  003Eh WMI GET KEEPALIVE CMD
  F001h WMI GET BITRATE CMD
Events/Responses that could/should exist (but aren't documented)
         WMI GET APPIE CMD ; aka GET APP IE
  ?
                                                         ;\not implemented in DSi
         WMI AP MODE STAT CMD ; has reply?
Events/Responses that have REPLY structs defined (but CMDs don't send reply?)
         WMI CRE PRIORITY STREAM REPLY
         WMI DEL PRIORITY STREAM REPLY
                                                         ; not implemented in DSi
         WMI FRAME RATES REPLY
Events/Responses with special IDs
  1001h WMI READY EVENT
  1002h WMI CONNECT EVENT
```

```
1003h WMI DISCONNECT EVENT
  1004h WMI BSSINFO EVENT
                              ;aka WMI BSS INFO
  1005h WMI CMDERROR EVENT ;aka WMI CMD ERROR EVENT ;for CMD 01h,11h,16h,26h
  1006h WMI REGDOMAIN EVENT ; aka WMI REG DOMAIN EVENT
  1007h WMI PSTREAM TIMEOUT EVENT
  1008h WMI NEIGHBOR REPORT EVENT
  1009h WMI TKIP MICERR EVENT
  100Ah
         WMI SCAN COMPLETE EVENT
  100Bh
        WMI REPORT STATISTICS EVENT
                                          :related to CMD 0010h ?
  100Ch
        WMI RSSI THRESHOLD EVENT
  100Dh WMI ERROR REPORT EVENT ; aka WMI TARGET ERROR REPORT EVENT
  100Eh WMI OPT RX FRAME EVENT :aka WMI OPT RX INFO
  100Fh WMI REPORT ROAM TBL EVENT
                                              ;related to CMD 002Ah ?
  1010h WMI EXTENSION EVENT ; prefix for WMIX events...
 1010h:3001h WMIX DSETOPENREQ EVENT ; request 2001h ;\
  1010h:3002h WMIX DSETCLOSE EVENT ; request close ; not implemented in DSi
  1010h:3003h WMIX DSETDATAREQ EVENT ; request 2002h ;/
 1010h:3004h WMIX_GPIO_INTR_EVENT ;used (interrupt)
1010h:3005h WMIX_GPIO_DATA_EVENT ;used (reply to 2004h and 2006h)
1010h:3006h WMIX_GPIO_ACK_EVENT ;used (reply to 2003h and 2005h)
  1010h:3007h WMIX HB CHALLENGE RESP EVENT ; used (reply to 2008h)
 1010h:3008h WMIX_DBGLOG_EVENT ;used (probably related to 2009h) 1010h:3009h WMIX_PROF_COUNT_EVENT ;-not implemented in D
                                                         ;-not implemented in DSi
  1011h WMI CAC EVENT
 1012h WMI SNR THRESHOLD EVENT
  1013h WMI LQ THRESHOLD EVENT
  1014h WMI TX RETRY ERR EVENT
  1015h WMI REPORT ROAM DATA EVENT ; related to 002Bh? ;\not implemented in DSi
  1016h WMI TEST EVENT
                                                          ;/
  1017h WMI APLIST EVENT
 1018h WMI GET WOW LIST EVENT ; reply to CMD 0044h
 1019h WMI GET PMKID LIST EVENT
                                             ;reply to CMD F006h
Below not in AR6kSDK.build sw.18, however, "101Ah" is USED on DSi...
  101Ah WMI CHANNEL CHANGE EVENT
                                        :<-- used on DSi ?
Below (101Bh..9004h) not implemented in DSi...
  101Bh WMI PEER NODE EVENT
  101Ch WMI PSPOLL EVENT ; aka WMI PS POLL EVENT ; AP mode related?
  101Dh WMI DTIMEXPIRY EVENT
  101Eh WMI WLAN VERSION EVENT
  101Fh WMI SET PARAMS REPLY EVENT ; reply to CMD F018h (reply to "SET" cmd!)
  1020h WMI ADDBA REQ EVENT
  1021h WMI ADDBA RESP EVENT
  1022h WMI DELBA REQ EVENT aka WMI DELBA EVENT
  1023h WMI TX COMPLETE EVENT
```

```
1024h WMI HCI EVENT EVENT aka WMI HCI EVENT
                  1025h WMI ACL DATA EVENT
                  1026h WMI REPORT SLEEP STATE EVENT ; formerly N/A
                  1027h WMI WAPI REKEY EVENT ; formerly N/A, or 1026h if WAPI ENABLE
                  1028h WMI REPORT BTCOEX STATS EVENT ; formerly 1026h/1027h ; reply to F032h
                  1029h WMI REPORT BTCOEX CONFIG EVENT; formerly 1027h/1028h; reply to F033h
                  102Ah WMI GET PMK EVENT aka WMI GET PMK REPLY
                  102Bh WMI_DFS_HOST_ATTACH_EVENT
                  102Ch WMI DFS HOST INIT EVENT
                  102Dh WMI DFS RESET DELAYLINES EVENT
ZEh WMI_DFS_RESEI_AN____

/2Fh WMI_DFS_RESEI_AN___

330h WMI_DFS_RESET_ARQ_EVENT

.031h WMI_DFS_SET_DUR_MULTIPLIER_EVENT

.032h WMI_DFS_SET_DEBUGLEVEL_TO THE COUNT TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE COUNTY TO THE
                  102Eh WMI DFS RESET RADARQ EVENT
                                                                                                                                                    ;
; DFS Events
                  1043h WMI P2P START SDPD EVENT
                  1044h WMI P2P SDPD RX EVENT
                  1045h WMI_SET_HOST_SLEEP MODE CMD_PROCESSED_EVENT__;-avoid_AR6003_crash
                  8000h WMI_THIN_EVENTID_RESERVED_START ;\
8001h WMI_THIN_GET_MIB_EVENT ; THIN events (wmi_thin.h)
8002h WMI_THIN_JOIN_EVENT ;
                  8002h WMI THIN JOIN EVENT
                  8FFFh WMI_THIN_EVENTID_RESERVED_END ;/
9000h WMI_SET_CHANNEL_EVENT ;/
                8FFFh WMI_IHIN_EVENIED_RESERVED_END
9000h WMI_SET_CHANNEL_EVENT ;\
9001h WMI_ASSOC_REQ_EVENT aka WMI_ASSOCREQ_EVENT ; More events,
9002h WMI_ACS_EVENT ; generic ACS event ; somehow located
9003h WMI_REPORT_WMM_PARAMS_EVENT ; after THIN area
```

code from 2012 has WMI_WAPI_REKEY_EVENT re-removed again, the two RFKILL Events moved around (placed into the P2P event area), and WMI_REPORT_WMM_PARAMS_EVENT moved to 10xxh, a new WMI_WAC_REJECT_WPS_EVENT at 10xxh, and WMI_SET_HOST_SLEEP_MODE_CMD_PROCESSED_EVENT removed, and WMI_STORERECALL_STORE_EVENT moved to 9003h, and adds more NEW stuff at 9004h-900Dh:

```
10xxh WMI REPORT WMM PARAMS EVENT
                                      ;-moved to 10xxh or so
10xxh WMI WAC REJECT WPS EVENT
                                      ; -NEW
9003h WMI STORERECALL STORE EVENT
                                      ;-move to HERE
9004h WMI WOW EXT WAKE EVENT
9005h WMI GTK OFFLOAD STATUS EVENT
9006h WMI_NETWORK LIST OFFLOAD EVENT
9007h WMI REMAIN ON CHNL EVENT
                                        NEW
9008h WMI CANCEL REMAIN ON CHNL EVENT
9009h WMI TX STATUS EVENT
900Ah WMI RX PROBE REQ EVENT
900Bh WMI P2P CAPABILITIES EVENT
900Ch WMI RX ACTION EVENT
900Dh WMI P2P INFO EVENT
```

DSi Atheros Wifi - Host Interest Area in RAM

Host Interest Area (aka Target Addresses)

Apart from sending BMI and WMI commands via MBOX0, some communication is also done by directly accessing the 100h-byte "Host Interest" area in RAM, this can be done via WINDOW DATA register (or via BMI commands).

The format of this memory area (defined in "targaddrs.h") is held to be same on all AR60xx chips, however, its BASE ADDRESS may vary on different chips:

```
AR6002_HOST_INTEREST_ADDRESS = 00500400h ;older DSi
AR6013_HOST_INTEREST_ADDRESS = 00520000h ;newer DSi
AR6014_HOST_INTEREST_ADDRESS = Unknown ;3DS and New3DS
AR6003_HOST_INTEREST_ADDRESS = 00540600h
MCKINLEY HOST_INTEREST_ADDRESS = 00400600h
```

That base address can be also found in the DSi's "Wifi Firmware" fileheader.

Aside from the 100h bytes in RAM, there's also another host interest byte in the LOCAL_SCRATCH[0] register; the CHIP_ID register could be also considered as interesting to the host.

Host Interest Entries in RAM ("host interest s" structure, 64 words)

```
00h hi_app_host_interest ;-Pointer to application-defined area, if any.
; (set by Target application during startup)
04h hi_failure_state ;-Pointer to register dump area after Target crash
08h hi_dbglog_hdr ;-Pointer to debug logging header
0Ch hi_flash_is_present ;Indicates whether or not flash is present on Target
;NB: flash is present indicator is here not just because it might be
```

```
;of interest to the Host; but also because it's set early on by
        ;Target's startup asm code and we need it to have a special RAM
        ;address so that it doesn't get reinitialized with the rest of data.
10h hi option flag
                        ;-Various flags (see below)
14h hi serial enable ;-Boolean whether to output (additional) TTY messages
18h hi dset list head ;-Start address of DataSet index, if any
1Ch hi app start
                        ;-Override BMI DONE Target application start address
20h hi skip clock init
                                 ;\
24h hi core clock setting
28h hi cpu clock setting
                                 ; Clock and voltage tuning
2Ch hi system sleep setting
30h hi xtal control setting
34h hi pll ctrl setting 24ghz
38h hi pll ctrl setting 5ghz
3Ch hi ref voltage trim setting
40h hi clock info
44h hi bank0 addr value
                                 ;\Flash configuration overrides, used only
48h hi bank0 read value
                                 ; when firmware is not executing from flash
4Ch hi bank0 write value
                                 ; (when using flash, modify the global
50h hi bank0 config value
                                 ;/variables with equivalent names)
54h hi board data
                                 ;\Pointer to Board Data (eq. from I2C
58h hi board data initialized
                                 ;/EEPROM) and data present/init flag
5Ch hi dset RAM index table
60h hi desired baud rate
                                 ;\ ;<-- for TTY/UART (default=9600 decimal)
64h hi dbglog config
68h hi end RAM reserve sz
6Ch hi mbox io block sz
70h hi num bpatch streams
                                 ;-Unused (supposedly was used before 2010)
74h hi mbox isr yield limit
78h hi refclk hz
                                 :-OSC :on DSi: 26.000.000 decimal (26MHz)
Below seems to be newer stuff... not implemented in DSi... (?)
7Ch hi ext clk detected
80h hi dbg uart txpin
84h hi dbg uart rxpin
88h hi hci uart baud
8Ch hi hci uart pin assignments ;/ ;<-- byte[0]=tx, [1]=rx, [2]=rts, [3]=cts
90h hi hci uart baud scale val ;\
94h hi hci uart baud step val
98h hi allocram start
                                 ;\
9Ch hi allocram sz
                                 ;/
A0h hi hci bridge flags
                                 ;\
A4h hi hci uart support pins
       ;NOTE: byte[0]=RESET pin (bit7 is polarity), byte[1..3]=for future use
A8h hi hci uart pwr mgmt params ;-
        ;Bit[1]:
                    0=UART FC active low, 1=UART FC active high
```

```
;Bit[16-31]: wakeup timeout in ms
 ACh hi board ext data
                                   ;\Pointer to extended board Data, and
 B0h hi board ext data config ;/Config/flags (bit0=valid, bit16-31=size)
 B4h hi reset flag
                                   ;\warmboot flags, valid when [B8h]=12345678h
 B8h hi reset flag valid
 BCh hi hci uart pwr mgmt params ext ;-bit[0-31]: idle timeout in ms
 COh hi acs flags
                                        ;-ACS flags
 C4h hi console flags
 C8h hi nvram state
 CCh hi option flag2
 D0h hi sw version override
                               ;\If non-zero, override values sent to Host
 D4h hi abi version override ;/in WMI READY event
 D8h hi test apps related
                               ;-test applications flags
 DCh hi ota testscript
                               ;-location of test script
 E0h hi cal data
                                ;-location of CAL data
 E4h..FFh
              :reserved
LOCAL SCRATCH[0] - AR6K option bits, to enable/disable various features
By default, all option bits are 0.
 AR6K OPTION BMI DISABLE = 01h ;bit0 Disable BMI comm with Host
 AR6K OPTION SERIAL ENABLE = 02h ;bit1 Enable UART serial port TTY messages
 AR6K OPTION WDT DISABLE = 04h ;bit2 WatchDog Timer override
 AR6K OPTION SLEEP DISABLE = 08h ;bit3 Disable system sleep
 AR6K OPTION STOP BOOT
                           = 10h ;bit4 Stop boot processes (for ATE)
 AR6K OPTION ENABLE NOANI = 20h ; bit5 Operate without ANI
 AR6K OPTION DSET DISABLE = 40h ; bit6 Ignore DataSets
 AR6K OPTION IGNORE FLASH = 80h ;bit7 Ignore flash during bootup
targaddr[10h] - hi option flag
       HI OPTION TIMER WAR
                                    :Enable timer workaround
 1
       HI OPTION BMI CRED LIMIT
                                    :Limit BMI command credits
       HI OPTION RELAY DOT11 HDR
                                    :Relav Dot11 hdr to/from host
       HI OPTION MAC ADDR METHOD
                                    ;MAC addr method 0=locally administred
                                                    1=globally unique addrs
 4
       HI OPTION ENABLE RFKILL
                                    :RF Kill Enable Feature
 5
       HI OPTION ENABLE PROFILE
                                    ;Enable CPU profiling
                                    ;Disable debug logging
       HI OPTION DISABLE DBGLOG
       HI OPTION SKIP ERA TRACKING ; Skip Era Tracking
 7
                                    ;Disable PAPRD (debug)
       HI OPTION PAPRD DISABLE
 9-11 HI OPTION NUM DEV
                                    ;num dev (3bit)
                                    ;dev mode (16bit) (aka 4xMODE, 4xSUBMODE?)
 12-27 HI OPTION DEV MODE
 28
       HI OPTION NO LFT STBL
                                    ;Disable LowFreq LF Timer Stabilization
 29
       HI OPTION SKIP REG SCAN
                                    ;Skip regulatory scan
       HI OPTION INIT REG SCAN
  30
                                    ;Do regulatory scan during init before
```

```
; sending WMI ready event to host
 31
       HI OPTION FW BRIDGE
                                   ;Firmware bridging
Two bits of hi option flag are used to represent 3 (three?) modes
 HI OPTION FW MODE IBSS
                                = 00h
                                        ;IBSS Mode
 HI OPTION FW MODE BSS STA
                                = 01h
                                        ;STA Mode
 HI OPTION FW MODE AP
                                = 02h
                                        ;AP Mode
 HI OPTION FW MODE BT30AMP
                                        ;BT30 AMP Mode
                                = 03h
Two bits of higopetion flag are used to represent 4 submodes (aka DEV MODE?)
 HI OPTION FW SUBMODE NONE
                                        :Normal mode
                                = 00h
 HI OPTION FW SUBMODE P2PDEV
                                = 01h
                                        ;p2p device mode
 HI OPTION FW SUBMODE P2PCLIENT = 02h
                                       ;p2p client mode
 HI OPTION FW SUBMODE P2PG0
                                = 03h
                                        :p2p ao mode
Fw Mode/SubMode Mask
                            SUB
            SUB | SUB |
  | (2) | (2) | (2) | (2) |
 HI OPTION FW MODE_BITS
                                0x2
                                                                       ;\
 HI OPTION FW MODE MASK
                                0x3
                                                                       ; MODE
 HI OPTION FW MODE SHIFT
                                0xC
                                       ;bit12-13 (2bit) per device?
 HI OPTION ALL FW MODE MASK
                                0xFF
                                       ;bit12-19 (8bit) per 4 devices? ;/
 HI OPTION FW SUBMODE BITS
                                0x2
                                                                       ;\
 HI OPTION FW SUBMODE MASK
                                0x3
                                                                       ; SUB-
 HI OPTION FW SUBMODE SHIFT
                                0x14
                                       ;bit20-21 (2bit) per device?
                                                                        ; MODE
 HI OPTION ALL FW SUBMODE MASK 0xFF00 ;bit20-27 (8bit) per 4 devices? ;
 HI OPTION ALL FW SUBMODE SHIFT 0x8
                                                                       ;/
targaddr[CCh] - hi option flag2
       HI OPTION OFFLOAD AMSDU ;aka OFFLAOD
 1-31 Reserved
targaddr[B4h] - hi reset flag (warmboot flags, valid when [B8h]=12345678h)
hi reset flag is used to do some stuff when target reset, such as restore app start after warm reset or preserve host Interest area, or preserve ROM data, literals,
etc.
```

;preserve App Start address

;preserve ROM data

targaddr[C0h] - hi_acs_flags

4-31 Reserved

0

1

0 HI_ACS_FLAGS_ENABLED ;ACS is enabled

HI RESET FLAG PRESERVE APP START

HI_RESET_FLAG_PRESERVE_NVRAM_STATE

HI RESET FLAG PRESERVE ROMDATA

HI RESET FLAG PRESERVE HOST INTEREST ; preserve Host Interest

```
;Use physical WWAN device
       HI ACS FLAGS USE WWAN
       HI ACS FLAGS TEST VAP
                                        :Use test VAP
 3-31 Reserved
targaddr[C4h] - hi console flags
 0-2 HI CONSOLE FLAGS UART
                                        ;UART ID
                                                      (0=Default)
       HI CONSOLE FLAGS BAUD SELECT
 3
                                        ;Baud Select (0=9600, 1=115200)
 4-30 Reserved
       HI CONSOLE FLAGS ENABLE
                                        :Enable Console
 31
targaddr[D8h] - Bitmap for hi test apps related
       HI TEST APPS TESTSCRIPT LOADED
       HI TEST APPS CAL DATA AVAIL
 2-31 Reserved
Convert a Target virtual address into a Target physical address
 AR6002 VTOP(vaddr) = ((vaddr) & 0x001fffff) ;\uh, 2Mbyte space?
 AR6003 VTOP(vaddr)
                      = ((vaddr) & 0x001fffff) ;/(shouldn't that be 4Mbyte?)
 MCKINLEY VTOP(vaddr) = ((vaddr)) ;whatever, maybe uses a different CPU/HW
Override REV2 ROM's app start address (whatever crap, doesn't apply to DSi)
 AR6002 REV2 APP START OVERRIDE
                                      0x911A00 ;\
 AR6002 REV2 DATASET PATCH ADDRESS
                                      0x52D8B0
                                               ; AR6002
 AR6002 REV2 APP LOAD ADDRESS
                                      0x502070
                                                ;/
 AR6003 REV2 APP START OVERRIDE
                                      0x944C00
 AR6003 REV2 APP LOAD ADDRESS
                                      0x543180
 AR6003 REV2 BOARD EXT DATA ADDRESS
                                      0x57E500
                                                ; AR6003 REV2
 AR6003 REV2 DATASET PATCH ADDRESS
                                      0x57E884
 AR6003 REV2 RAM RESERVE SIZE
                                      6912
 AR6003 REV3 APP START OVERRIDE
                                      0x945D20
 AR6003 REV3 APP LOAD ADDRESS
                                      0x545000
 AR6003 REV3 BOARD EXT DATA ADDRESS 0x542330
                                                : AR6003 REV3
 AR6003 REV3 DATASET PATCH ADDRESS
                                      0x57FEC8
 AR6003 REV3 RAM RESERVE SIZE
                                      512
 AR6003 REV3 RAM RESERVE SIZE TCMD
                                      4352
                                                 ;/
```

DSi Atheros Wifi - BMI Bootloader Commands

The BMI commands are used to upload the Wifi Firmware to RAM. Doing that is required because the ROM functions themselves aren't fully functional, and the chip can process only BMI commands or WMI commands (not both at once):

BMI Commands --> After RESET

WMI Commands --> After uploading and sending BMI DONE

The AR6002 ROM contains about 40-50% of the program code needed to operate the chip (and most of that ROM code is left unused, until it is getting initialized by the firmware; so the firmware isn't just an "update", it's absolutely required to get the chip working).

DSi Wifi Firmware

On the DSi, the Wifi Firmware is stored in a eMMC file, and it's automatically uploaded by the DSi System Menu (Launcher), so DSi games should be always started with Firmware already installed, and don't need to deal with BMI commands.

DSi SD/MMC Firmware Wifi Firmware

If desired, one could force the chip back to BMI state by issuing a reset, eg. via RESET_CONTROL.Bit8; there might be further ways to issue resets, like SDIO CCCR maybe).

Note: The BMI uploader in DSi is reffering to BMI as "PRE-AUTH" phase, the system menu will be shown even in case of BMI failure, but any such failure will later cause a "WLFIRM 2" error (in sysmenu.log) at time when trying to start a title from within system menu.

BMI Transfer

Before each BMI command, wait for LOCAL_COUNT[4] to become nonzero. Then, write the command and parameters to MBOX0. Then read the response (if any) from MBOX0 (ideally with checking MBOX empty flag before reading response bytes; DSi code doesn't seem to do that though - maybe the SDIO controller is automatically waiting while MBOX empty?).

_____ Execute Functions _____

BMI CMD(01h) - BMI DONE - Launch Firmware

Send 32bit Command (00000001h)

Starts the firmware by calling its entrypoint. The default entry is 915000h for AR6002G (and Unknown for AR6013G and AR6014G), alternately a custom entrypoint can be set via BMI_CMD(05h).

BMI CMD(04h) - BMI EXECUTE - Execute

Send 32bit Command (00000004h)

Send 32bit Entrypoint

Send 32bit Argument

Receive 32bit Return Value

Calls a function on Xtensa CPU. On DSi, this is used to execute the boot stub (for reading the I2C EEPROM data). The main firmware should be started via BMI_DONE, not via BMI_EXECUTE.

BMI CMD(05h) - BMI SET APP START - Set App Start

Send 32bit Command (00000005h)

Send 32bit Entrypoint

Changes the default entrypoint for BMI_DONE. The DSi doesn't use this feature (and uses the default entrypoint).

Read/Write Functions
BMI_CMD(02h) - BMI_READ_MEMORY - Read Memory Send 32bit Command (00000002h) Send 32bit Address Send 32bit Length (should be max 80h or 200h or so (?) due to MBOX size)
Receive LEN bytes, read from [address and up] Allows to read Xtensa RAM or ROM in byte-units (I/O ports should be read in 32bit units, via BMI_READ_SOC_REGISTER).
BMI_CMD(03h) - BMI_WRITE_MEMORY - Write Memory Send 32bit Command (00000003h)
Send 32bit Address (or special value for "Segmented Write", see below) Send 32bit Length (should be max 1F4h due to MBOX size) Send LEN bytes, written to [address and up] Allows to write Xtensa RAM. Used to upload the stub and data parts of the firmware (the main part of the firmware is uploaded via BMI_LZ_xxx functions).
BMI_CMD(06h) - BMI_READ_SOC_REGISTER - Read Register
Send 32bit Command (00000006h) Send 32bit Address Receive 32bit Word from [address]
Allows to read Xtensa I/O Ports (or RAM or ROM) in 32bit-units. The same effect can be gained via WINDOW_DATA register (which is also working when the Xtensa CPU isn't in BMI bootloader state).
BMI_CMD(07h) - BMI_WRITE_SOC_REGISTER - Write Register Send 32bit Command (00000007h) Send 32bit Address Send 32bit Word to [address]
Allows to write Xtensa I/O Ports (or RAM) in 32bit-units.
BMI_CMD(0Dh) - BMI_LZ_STREAM_START - LZ Uncompress Stream Start Send 32bit Command (0000000Dh) Send 32bit Destriction Street Address for PMI_CMD(0Fh)
Send 32bit Destination Start Address for BMI_CMD(0Eh) Sets the destination start address for following BMI_LZ_DATA command(s). Also resets the decompressor to expect the "tag" value in first byte.
BMI_CMD(0Eh) - BMI_LZ_DATA - LZ Data Input Send 32bit Command (0000000Eh)

Send 32bit Length (should be max 1F8h due to MBOX size)

Send LEN compressed bytes, decompressed to incrementing destination address

ROM Patch Functions _____

ROM Patches using the hardware's TCAM/BCAM registers (implemented in hardware, but not actually used by DSi firmware).

BMI CMD(09h) - BMI ROMPATCH INSTALL - TCAM/BCAM xxxxx

Send 32bit Command (00000009h)

Send 32bit Target ROM Address

Send 32bit Target RAM Address or Value (depending on Target Type)

Send 32bit Size (in bytes)

Send 32bit Activate (0=Install without activate, 1=Install and activate)

Receive 32bit PatchID

The TCAM hardware's eight size settings are probably 20h,40h,80h,100h,200h,400h,800h,1000h. For the BCAM hardware, the size must be probably always set to 04h

BMI_CMD(0Ah) - BMI_ROMPATCH_UNINSTALL - TCAM/BCAM_Clr_index_and_xxx

Uninstall (and deactivate) a previously-installed ROM Patch.

Send 32bit Command (0000000Ah)

Send 32bit PatchID (to be uninstalled & deactivated)

BMI_CMD(0Bh) - BMI_ROMPATCH_ACTIVATE - TCAM/BCAM_Set_indices BMI_CMD(0Ch) - BMI_ROMPATCH_DEACTIVATE - TCAM/BCAM_Clr_indices

Activate/Deactivate a list of previously-installed ROM Patches.

Send 32bit Command (0000000Bh/0000000Ch)

Send 32bit Number of patches (N)

Send Nx32bit List of PatchID's (to be activated/deactivated)

_____ Misc Functions _____

BMI CMD(08h) - BMI GET TARGET ID aka BMI GET TARGET INFO - Get Version

Send 32bit Command (00000008h)

Receive 32bit Value (FFFFFFFh) ; ROM version (or FFFFFFFh)

If above value is FFFFFFFh then following extra data is appended:

Receive 32bit Value (0000000Ch) ;total size of extra data

Receive 32bit Value (20000188h) ; ROM version

Receive 32bit Value (00000002h) ;TARGET_TYPE (2=AR6002)

BMI CMD(0Fh) - BMI NVRAM PROCESS ;not implemented in DSi, Invalid (ignored)

Unknown purpose, said to "process or execute" something in "NVRAM" with a name in "LE format":

"Cause Target to search NVRAM (if any) for a segment with the specified name and process it according to NVRAM metadata."

Send 32bit Command (0000000Fh)

Send 16x8bit Name (16 characters, in "LE format", uh?)

Receive 32bit Value returned from last executed NVRAM segment (or 0=None)

BMI_CMD(00h) - BMI_NO_COMMAND - Invalid (ignored) BMI_CMD(0Fh..FFFFFFFFh) - N/A - Invalid (ignored)

Send 32bit Command (00000000h, or 0000000Fh..FFFFFFFh)

Segmented Write

The Segmented Write feature is implemented only in newer ROMs (not in DSi with AR6002). It is invoked via BMI_CMD(03h) with destination address set to special value 00001234h.

```
Send 32bit Command (00000003h) <-- same as Write Memory command Send 32bit Address (00001234h) <-- special value for Segmented Write Send 32bit Length (should be max 1F4h due to MBOX size) Send LEN bytes, as described below...

The transferred data should contain a file header:
00h 4 File ID (544D4753h) ("SGMT")
04h 4 File Flags (0=Raw, 1=BMI SGMTFILE FLAG COMPRESS)
```

Followed by one or more segments:

00h 4 Destination Address (the actual address, no special value here)

04h 4 Segment Length (N) (or special value FFFFFFxh)

08h N Data (N bytes) (no data when N=FFFFFFxh)

Special values for "Segment Length" (all with bit31=1):

FFFFFFFh ;End of segmented data file (should occur as last segment)

FFFFFFFEh ;Board Data (write "hi board data+Address", instead raw "Address")

FFFFFFDh; Set App Start=Addresss; like BMI CMD(05h)

FFFFFFCh ; Call Address; like BMI CMD(04h), but without param/return value

Compressed Segmented data is said to work in two ways (?):

- 1) Use BMI_LZ_STREAM_START with Addr=00001234h, followed by BMI_LZ_DATA, or
- 2) Use BMI WRITE MEMORY with Addr=00001234h and file header Flags=1.

Atheros has invented that weird feature for "backwards compatibility & darn convenience", which is both sad and funny because Atheros is definitely unable to <maintain> backwards compatibility (such as keeping the same WMI command/event numbering in firmware revisions), but as it seems, Atheros is believing that "backwards compatibility" is something that can be <invented> by adding obscure features.

DSi Atheros Wifi - WMI Misc Commands

WMIcmd(0004h) - WMI SYNCHRONIZE CMD

Parameters (01h bytes):

00h A_UINT8 1 dataSyncMap;

WMIcmd(0009h) - WMI SET BSS FILTER CMD ;aka WMI BSS FILTER CMD

Parameters (08h bytes):

```
00h A UINT8 1 bssFilter;
                                                  /* see WMI BSS FILTER
  01h A UINT8 1 reserved1;
                                                  /* For alignment
  02h A UINT16 2 reserved2;
                                                  /* For alignment
  04h A UINT32 4 ieMask;
WMI BSS FILTER values:
  NONE BSS FILTER
                        = 00h ;no beacons forwarded
                        = 01h ;all beacons forwarded
  ALL BSS FILTER
  PROFILE FILTER
                        = 02h ;only beacons matching profile
 ALL BUT PROFILE FILTER = 03h ;all but beacons matching profile
                        = 04h ;only beacons matching current BSS
  CURRENT BSS FILTER
  ALL BUT BSS FILTER
                        = 05h ;all but beacons matching BSS
                        = 06h ; beacons matching probed ssid
  PROBED SSID FILTER
  LAST BSS FILTER
                        = 07h :marker only
WMIcmd(000Ah) - WMI SET PROBED SSID CMD
Parameters (23h bytes):
  00h A UINT8 1 entryIndex;
                                    /* 0 to MAX PROBED SSID INDEX
  01h A UINT8 1 flag;
                                    /* WMI SSID FLG
  02h A UINT8 1 ssidLength;
  03h A UINT8 32 ssid[32];
#define MAX PROBED SSID INDEX = 15
WMI SSID FLAG values:
  DISABLE SSID FLAG = 00h
                             /* disables entry
  SPECIFIC SSID FLAG = 01h
                             /* probes specified ssid
  ANY SSID FLAG
                    = 02h
                             /* probes for any ssid
WMIcmd(000Bh) - WMI SET LISTEN INT CMD
Parameters (04h bytes):
  00h A UINT16 2 listenInterval:
  02h A UINT16 2 numBeacons;
The Listen interval is between 15 and 3000 TUs
  MIN LISTEN INTERVAL = 15
                              :min = 15
  MAX LISTEN INTERVAL = 5000
                             : max = 5000 \text{ or } 3000. \text{ uh}?
  MIN LISTEN BEACONS = 1
  MAX LISTEN BEACONS = 500
WMIcmd(000Ch) - WMI SET BMISS TIME CMD
Parameters (04h bytes):
  00h A UINT16 2
                   bmissTime;
  02h A UINT16 2
                   numBeacons;
Valid values are between 1000 and 5000 TUs
  MIN BMISS TIME
                   = 1000
```

```
= 5000
 MAX BMISS TIME
 MIN BMISS BEACONS = 1
 MAX BMISS BEACONS = 50
WMIcmd(000Fh) - WMI SET BEACON INT CMD
Parameters (02h bytes):
 00h A UINT16 2
                   beaconInterval;
WMIcmd(001Ah) - WMI SET PMKID CMD
Parameters:
 00h A UINT8 6 bssid[ATH MAC LEN];
 06h A UINT8 1 enable;
                                         /* PMKID ENABLE FLG */
 07h A UINT8 16 pmkid[WMI PMKID LEN];
#define WMI PMKID LEN = 16
PMKID ENABLE FLG values:
 PMKID DISABLE = 0
 PMKID ENABLE = 1
WMIcmd(001Dh) - WMI SET ASSOC INFO CMD
Parameters:
 00h A UINT8 1 ieType;
 01h A UINT8 1 bufferSize;
 02h A UINT8 N*1 assocInfo[1]; /* up to WMI MAX ASSOC INFO LEN */
A maximum of 2 private IEs can be sent in the [Re]Assoc request.
A 3rd one, the CCX version IE can also be set from the host.
 WMI MAX ASSOC INFO TYPE
                          = 2
 WMI CCX VER IE
                          = 2
                               /* ieType to set CCX Version IE */
 WMI MAX ASSOC INFO LEN
                          = 240
WMIcmd(001Eh) - WMI ADD BAD AP CMD
Parameters (07h bytes):
 00h A UINT8 1 badApIndex;
                                    /* 0 to WMI MAX BAD AP INDEX */
 01h A UINT8 6 bssid[ATH MAC LEN];
WMI MAX BAD AP INDEX
WMIcmd(001Fh) - WMI DELETE BAD AP CMD
Parameters (01h bytes):
 00h A UINT8 1 badApIndex;
                             /* 0 to WMI MAX BAD AP INDEX */
WMIcmd(0023h) - WMI SET ACCESS PARAMS CMD
```

```
Parameters:
 00h A UINT16 2 txop;
                             /* in units of 32 usec */
 02h A UINT8 1 eCWmin;
 03h A UINT8 1 eCWmax;
 04h A UINT8 1 aifsn;
 05h A UINT8 1 ac;
                                  /* implies one MSDU
 WMI DEFAULT TXOP ACPARAM = 0
                                 /* corresponds to CWmin of 15
WMI DEFAULT ECWMIN ACPARAM = 4
WMI_DEFAULT_ECWMAX_ACPARAM = 10
                                  /* corresponds to CWmax of 1023
WMI MAX CW ACPARAM
                                   /* maximum eCWmin or eCWmax
WMI DEFAULT AIFSN ACPARAM = 2
WMI MAX AIFSN ACPARAM
                          = 15
WMIcmd(0025h) - WMI SET OPT MODE CMD
Parameters (01h bytes on DSi?, but parameter structure is undocumented):
                  optMode (documented in code from 2008 only)
 00h A UINT8
OPT MODE TYPE values:
 SPECIAL OFF
                  = unknown (maybe 0 or 1 or so) ;\
 SPECIAL ON
                  = SPECIAL OFF+1
                                                 ; code from 2008 only
 PYXIS ADHOC ON = SPECIAL OFF+2
                                                 ; (removed/undoc in 2010)
 PYXIS ADHOC OFF = SPECIAL OFF+3
WMIcmd(0026h) - WMI OPT TX FRAME CMD
Parameters (11h bytes on DSi?, but parameter structure is undocumented):
 Unknown (11h bytes?) (or maybe TRANSFER PACKET data?) (why called "OPT"?)
See also: WMI OPT RX FRAME EVENT (counterpart in opposite direction)
WMIcmd(0027h) - WMI SET VOICE PKT SIZE CMD
Parameters (02h bytes):
 00h A UINT16 2 voicePktSize;
WMIcmd(0028h) - WMI SET MAX SP LEN CMD
Parameters (01h bytes):
 00h A UINT8 1 maxSPLen;
APSD SP LEN TYPE values:
   DELIVER ALL PKT = 00h
   DELIVER 2 PKT = 01h
   DELIVER 4 PKT = 02h
   DELIVER 6 PKT = 03h
```

WMIcmd(002Eh) - WMI EXTENSION CMD ;prefix for WMIX "Non-wireless extensions"

```
Parameters:
 00h UNIT32? 4
                   WMIX Command (values 2001h and up) ; WMIX CMD HDR
 04h ... ..
                   WMIX Parameter(s)
Prefix for WMIX commands.
WMIcmd(002Eh:2008h) - WMIX HB CHALLENGE RESP CMD ;reply=3007h ;HB=heartbeat
 00h A UINT32 4
                   cookie;
 04h A UINT32 4
                    source:
Heartbeat Challenge Response command, this is said to be an "Error Detection support" feature.
There's also a WMI_SET_HB_CHALLENGE_RESP_PARAMS_CMD structure defined in wmi.h (not in wmix.h):
 00h A UINT32 frequency: :\unknown purpose, sounds like command/params.
 04h A UINT8 threshold; ;/but there's no WMIcmd(xxxxh) value assigned
See also: WMIX HB CHALLENGE RESP EVENT
WMIcmd(0031h) - WMI SET LPREAMBLE CMD
Parameters (01h bytes on DSi?, but other sources claim 02h bytes):
 01h 02h <---- total size (on DSi it's 01h, ie. left column)
 00h 00h A UINT8 1 status;
 -- 01h A UINT8 1 preamblePolicy;
WMI LPREAMBLE STATUS values:
 WMI LPREAMBLE DISABLED = 0
 WMI_LPREAMBLE_ENABLED = 1
WMI PREAMBLE POLICY values:
 WMI IGNORE BARKER IN ERP
 WMI DONOT IGNORE BARKER IN ERP = 1
WMIcmd(0032h) - WMI SET RTS CMD
Parameters (02h bytes):
 00h A UINT16 2 threshold;
WMIcmd(0036h) - WMI SET AUTH MODE CMD ;aka WMI SET RECONNECT AUTH MODE CMD
Parameters (01h bytes):
 00h A UINT8 1 mode;
WMI AUTH MODE values:
 RECONN DO AUTH = 00h
 RECONN NOT AUTH = 01h
Set authentication mode
WMIcmd(0037h) - WMI SET REASSOC MODE CMD
```

Create PDF in your applications with the Pdfcrowd HTML to PDF API

Parameters (01h bytes):

```
00h A UINT8 1 mode;
WMI REASSOC MODE values:
  REASSOC DO DISASSOC
                        = 00h
  REASSOC DONOT DISASSOC = 01h
Set authentication(?) mode (uh, so SET REASSOC is same as SET AUTH?)
WMIcmd(0038h) - WMI SET WMM CMD
Parameters (01h bytes):
  00h A UINT8 1 status;
WMI WMM STATUS values:
  WMI WMM DISABLED = 0
  WMI WMM ENABLED = 1
WMIcmd(0039h) - WMI SET WMM TXOP CMD
Parameters (01h bytes):
  00h A UINT8 1 txopEnable;
WMI TXOP CFG values:
  WMI TXOP \overline{D}ISABLED = 0
  WMI TXOP ENABLED = 1
WMIcmd(003Dh) - WMI SET KEEPALIVE CMD
Parameters (01h bytes):
  00h A UINT8 1 keepaliveInterval;
WMIcmd(003Eh) - WMI GET KEEPALIVE CMD ;reply 003Eh
Parameters (claimed to be as so?):
   A BOOL 4 configured;
                keepaliveInterval;
   A UINT8 1
Uh, the command does probably not have any parameters at all, and above is probably meant to be the Reply structure, not the Parameter structure?
WMIcmd(003Fh) - WMI SET APPIE CMD ;aka WMI SET APP IE CMD
Parameters:
  00h A UINT8 1
                    mgmtFrmType ; one of WMI MGMT FRAME TYPE
  01h A UINT8 1
                              :Length of the IE to be added to the MGMT frame
                    ieLen
  02h A UINT8 N*1 ieInfo[1];
WMI MGMT FRAME TYPE values:
  WMI FRAME BEACON
  WMI FRAME PROBE REQ = 1
  WMI FRAME PROBE RESP = 2
  WMI FRAME ASSOC REQ = 3
  WMI FRAME ASSOC RESP = 4
```

```
Add Application specified IE to a management frame WMI MAX IE LEN = 255
```

WMIcmd(0041h) - WMI SET WSC STATUS CMD ;aka WSC REG

```
Parameters:
```

```
Unknown (none? or maybe UINT8 or so, maybe with values listed below) WSC_REG_ACTIVE = 1 WSC_REG_INACTIVE = 0
```

Notify the WSC registration status to the target

WMIcmd(0049h) - WMI_SET_QOS_SUPP_CMD

Parameters:

```
00h A UINT8 1 status;
```

Note: Some older source code from 2008 did have this command accidently inserted between WMIcmd(0039h and 003Ah), thereby smashing the numbering for WMIcmd(003Ah..004xh), that issue is fixed in newer source code from 2010.

...Developer commands...

WMIcmd(F002h) - WMI SET WHALPARAM CMD ;aka WHAL PARAMCMD

Parameters:

```
00h A_UINT8 1 whalCmdId; ;see WHAL_CMDID enumeration
01h A UINT8 .. data[1]; ;aka SETCABTO structure ?
```

Generic Hal Interface for setting hal parameters.

Add new Set HAL Param cmdIds here for newer params.

WHAL CMDID values (only one defined):

WHAL SETCABTO CMDID = 1

WHAL SETCABTO PARAM structure:

A_UINT8 cabTimeOut;

WMIcmd(F004h, or formerly 0048h) - WMI_SET_AKMP_PARAMS_CMD

```
Parameters (04h bytes):
```

```
00h A_UINT32 4 akmpInfo;
```

WMI AKMP MULTI PMKID EN = 000001h

WMIcmd(F005h, or formerly 0049h) - WMI SET PMKID LIST CMD

Parameters (01h bytes on DSi?, but below would be 4+N*? bytes?):

```
00h A_UINT32 4 numPMKID;
```

04h WMI_PMKID N*.. pmkidList[WMI_MAX_PMKID_CACHE];

DSi Atheros Wifi - WMI Misc Events

```
WMIevent(000Eh) - WMI_GET_CHANNEL_LIST_CMD
WMIevent(001Ch) - WMI_GET_TX_PWR_CMD
WMIevent(0035h) - WMI_GET_FIXRATES_CMD
WMIevent(003Eh) - WMI_GET_KEEPALIVE_CMD
WMIevent(F001h) - WMI_GET_BITRATE_CMD
Events/Responses with same ID as corresponding command.
See corresponding commands for description of reply data.
```

WMIevent(1001h) - WMI READY EVENT

This event exists with numerous (incorrect) definitions, claiming the event data to be 07h, 0Bh, 0Ch, or 0Fh bytes in length:

```
Event Data (OBh bytes on DSi, as returned by DSi firmware):

Oth A_UINT8 6 macaddr[ATH_MAC_LEN];
Oth A_UINT8 1 phyCapability; (=02h aka "11G") /* WMI_PHY_CAPABILITY */
OTh A_UINT8 1 unused/padding
Oth A_UINT32 4 version; (=2100007Bh) (firmware version)
Event Data (O7h bytes, exists in AR6002 ROM, but overridden by DSi firmware):
Oth A_UINT8 6 macaddr[ATH_MAC_LEN];
Oth A_UINT8 1 phyCapability; /* WMI_PHY_CAPABILITY */
Event Data (OBh bytes, accidently claimed to be so in source code from 2008):
Oth A_UINT32 4 version;
Oth A_UINT8 6 macaddr[ATH_MAC_LEN];
```

```
OAh A_UINT8 1 phyCapability; /* WMI_PHY_CAPABILITY */
Event Data (OFh bytes, accidently claimed to be so in source code from 2010):

OOh A_UINT32 4 sw_version;
O4h A_UINT32 4 abi_version;
O8h A_UINT8 6 macaddr[ATH_MAC_LEN];
OEh A_UINT8 1 phyCapability; /* WMI_PHY_CAPABILITY */

WMI_PHY_CAPABILITY values (maybe the "11" is related to "IEEE 802.11"?):

WMI_11A_CAPABILITY = 1

WMI_11A_CAPABILITY = 2

WMI_11AG_CAPABILITY = 3

WMI_11NA_CAPABILITY = 4

WMI_11NA_CAPABILITY = 5

WMI_11NAG_CAPABILITY = 6
```

WMIevent(1004h) - WMI BSSINFO EVENT aka WMI BSS INFO

Event Data (0Ch+N bytes or 10h+N bytes on DSi, depending on version setting):

```
When version<2:
00h A UINT16 2
                 channel;
02h A UINT8 1
                frameType; /* see WMI BI FTYPE
03h A UINT8 1 snr;
                                                     ; WMI BSS INFO_HDR
                                                     ; version 1 (1\overline{0}h bytes)
04h A INT16 2 rssi;
06h A UINT8 6 bssid[ATH MAC LEN];
OCh A UINT32 4 ieMask;
              ... beacon or probe-response frame body ;-Body
10h B\overline{0}DY
When version>=2:
00h A UINT16 2 channel;
02h A UINT8 1 frameType; /* see WMI BI FTYPE
                                                    ; WMI BSS INFO HDR2
03h A UINT8 1 snr; (implies "rssi=snr-95" in v2); version 2 (0Ch bytes)
04h A UINT8 6 bssid[ATH MAC LEN];
OAh A UINT16 2 ieMask;
                              (only 2 bytes in v2);/
              ... beacon or probe-response frame body ;-Body
OCh BODY
```

The DSi firmware contains code for both of the above HDR versions (unknown if/when/how it does use which version).

BSS Info Event.

Mechanism used to inform host of the presence and characteristic of wireless networks present. Consists of bss info header followed by the beacon or probe-response frame body. The 802.11 header is not included.

BSS INFO HDR version 2.0:

With 6 bytes HTC header and 6 bytes of WMI header WMI BSS INFO HDR cannot be accommodated in the removed 802.11 management header space.

- Reduce the ieMask to 2 bytes as only two bit flags are used
- Remove rssi and compute it on the host. rssi = snr 95

WMI BI FTYPE values:

```
BEACON_FTYPE = 01h
PROBERESP FTYPE = 02h
```

```
ACTION_MGMT_FTYPE = 03h
PROBEREQ_FTYPE = 04h

BSS_ELEMID values (unclear WHAT that is, maybe the "ieMask" stuff, which said to use "two bit flags"):
BSS_ELEMID_CHANSWITCH = 01h  ;value for bit0? (or bit-number for bit1?)
BSS_ELEMID_ATHEROS = 02h  ;value for bit1? (or bit-number for bit2?)
```

WMIevent(1006h) - WMI REGDOMAIN EVENT ;aka WMI REG DOMAIN EVENT

Event Data (04h bytes):

00h A_UINT32 4 regDomain ;80000188h on DSi (after firmware upload)

New Regulatory Domain Event.

Value 80000188h on DSi (the "188h" might be coming from ROM version+60000000h, or maybe from the country "JP" entry from the "RGDB" DataSet?).

WMIevent(1008h) - WMI NEIGHBOR REPORT EVENT

```
Event Data:
typedef PREPACK struct {
```

WMI_NEIGHBOR_INFO structure:

A_UINT8 6 bssid[ATH_MAC_LEN];

A_UINT8 1 bssFlags; /* see WMI_BSS_FLAGS */

WMI_BSS_FLAGS values:

WMI_DEFAULT_BSS_FLAGS = 00h WMI_PREAUTH_CAPABLE_BSS = 01h

WMI_PMKID_VALID_BSS = 02h

The WMI_NEIGHBOR_REPORT Event is generated by the target to inform the host of BSS's it has found that matches the current profile. It can be used by the host to cache PMKs and/to initiate pre-authentication if the BSS supports it. The first bssid is always the current associated BSS. The bssid and bssFlags information repeats according to the number or APs reported.

WMIevent(100Eh) - WMI OPT RX FRAME EVENT aka WMI OPT RX INFO

Event Data (10h+N bytes):

```
00h A_UINT16 2 channel ;\
02h A_UINT8 1 frameType ;see WMI_OPT_FTYPE ; special frame info header
03h A_INT8 1 snr ;
04h A_UINT8 6 srcAddr[ATH_MAC_LEN] ;
0Ah A_UINT8 6 bssid[ATH_MAC_LEN] ;/
10h ... body (having WHAT length?) ;-special frame body
```

Special frame receive Event.

Mechanism used to inform host of the receiption of the special frames.

The 802.11 header is not included.

WMIevent(1010h) - WMI EXTENSION EVENT ; prefix for WMIX events... Unknown, probably similar prefix as "WMIX CMD HDR" with 32bit WMIX value. WMIevent(1010h:3007h) - WMIX HB CHALLENGE RESP EVENT ; used (reply to 2008h) Event Data: 00h A UINT32 4 cookie; ;\same reply-format as command parameters 04h A UINT32 4 source; WMIevent(1011h) - WMI CAC EVENT Event Data (42h bytes): 00h A UINT8 1 ac: 01h A UINT8 1 cac indication: 02h A UINT8 1 statusCode; 03h A UINT8 3Fh tspecSuggestion[WMM TSPEC IE LEN]; CAC INDICATION values: CAC INDICATION ADMISSION = 00hCAC INDICATION ADMISSION RESP = 01h CAC INDICATION DELETE = 02hCAC INDICATION NO RESP = 03h#define WMM TSPEC IE LEN = 63 WMIevent(1017h) - WMI APLIST EVENT Event Data: 00h A UINT8 apListVer; 01h A UINT8 numAP; 02h WMI AP INFO N*8 apList[1]; APLIST VER values (only one defined): $APL\overline{I}ST VER1 = 1$, WMI AP INFO structure: typedef PREPACK union { WMI AP INFO V1 8 apInfoV1; } POSTPACK WMI AP INFO; WMI AP INFO V1 structure: A UINT8 6 bssid[ATH MAC LEN]; A UINT16 2 channel;

WMIevent(1019h) - WMI_GET_PMKID_LIST_EVENT ; reply to CMD F006h See WMI_GET_PMKID_LIST_CMD for response details.

DSi Atheros Wifi - WMI Connect Functions

WMIcmd(0001h) - WMI CONNECT CMD

```
Parameters (34h bytes):
  00h A UINT8 1 networkType;
                                        ;somewhat NETWORK TYPE related ?
  01h A UINT8 1
                   dot11AuthMode;
                                        ;aka DOT11 AUTH MODE ?
  02h A UINT8 1 authMode;
                                        ;aka AUTH MODE ?
  03h A UINT8 1 pairwiseCryptoType;
                                        ;aka CRYPTO TYPE maybe ?
  04h A UINT8 1 pairwiseCryptoLen;
  05h A UINT8 1 groupCryptoType;
                                        ;aka CRYPTO TYPE too maybe ?
  06h A UINT8 1 groupCryptoLen;
  07h A UINT8 1 ssidLength;
  08h A UCHAR 32 ssid[WMI MAX SSID LEN];
  28h A UINT16 2
                   channel:
                                        :in MHz or so ?
  2Ah A UINT8 6
                   bssid[ATH MAC LEN];
  30h A UINT32 4
                   ctrl flags;
NETWORK TYPE values:
  INFRA NETWORK
                     = 01h
  ADHOC NETWORK
                     = 02h
  ADHOC CREATOR
                     = 04h
  AP NETWORK
                     = 10h
NETWORK SUBTYPE values (unknown purpose, and unknown if they start at 0 or 1 or so):
                     = unknown (maybe 0 or 1 or so?)
  SUBTYPE NONE
  SUBTYPE BT
                     = SUBTYPE NONE+1
                     = SUBTYPE NONE+2
  SUBTYPE P2PDEV
 SUBTYPE P2PCLIENT
                     = SUBTYPE NONE+3
  SUBTYPE P2PG0
                     = SUBTYPE NONE+4
DOT11 AUTH MODE values:
  OPEN AUTH
                     = 01h
  SHARED AUTH
                     = 02h
  LEAP AUTH
                     = 04h
                           /* different from IEEE AUTH MODE definitions
AUTH MODE values:
  WMI NONE AUTH
                     = 01h
  WMI WPA AUTH
                     = 02h
  WMI WPA2 AUTH
                     = 04h
  WMI WPA PSK AUTH
                     = 08h
  WMI WPAZ PSK AUTH
                     = 10h
  WMI WPA AUTH CCKM
                     = 20h
 WMI_WPA2_AUTH CCKM = 40h
CRYPTO TYPE values:
  NONE CRYPT
                     = 01h
  WEP CRYPT
                     = 02h
```

```
TKIP CRYPT
                     = 04h
 AES CRYPT
                     = 08h
 WAPI CRYPT
                     = 10h ;only if WAPI_ENABLE
connect "ctrl flags":
     CONNECT ASSOC POLICY USER
                                        = 0001h
     CONNECT SEND REASSOC
                                        = 0002h
     CONNECT IGNORE WPAX GROUP CIPHER
                                        = 0004h
     CONNECT PROFILE MATCH DONE
                                        = 0008h
     CONNECT IGNORE AAC BEACON
                                        = 0010h
     CONNECT CSA FOLLOW BSS
                                        = 0020h
     CONNECT PYXIS REMOTE
                                        = 0040h :-old code from 2008
     CONNECT DO WPA OFFLOAD
                                        = 0040h : \
     CONNECT DO NOT DEAUTH
                                        = 0080h : new code from 2010
     CONNECT WPS FLAG
                                        = 0100h :
     CONNECT IGNORE BSSID HINT
                                        = 0200h :
 16 AP NO DISASSOC UPON DEAUTH
                                        = 10000h ;/ <--AP configuration flags
DEFAULT CONNECT CTRL FLAGS = (CONNECT CSA FOLLOW BSS)
WMIcmd(0002h) - WMI RECONNECT CMD
Parameters (optional...?... 08h bytes):
 00h A UINT16 2 channel;
                                            /* hint */
 02h A UINT8 6
                   bssid[ATH MAC LEN];
                                          /* mandatory if set */
WMIcmd(0003h) - WMI DISCONNECT CMD
Parameters:
 Unknown (none?)
WMIcmd(000Dh) - WMI SET DISC TIMEOUT CMD ;aka WMI SET DISCONNECT TIMEOUT
Parameters (01h bytes):
 00h A UINT8 1 disconnectTimeout;
                                              /* seconds */
WMIevent(1002h) - WMI CONNECT EVENT
First 10h bytes of response can be "infra ibss bss" or "ap sta" or "ap bss" (unclear which selects/indicates which it is, maybe the parameters from preceeding
WMI CONNECT CMD?)
Event Data:
When "infra ibss bss":
 00h A UINT16 2
                   channel;
 02h A_UINT8 6
                   bssid[ATH MAC LEN];
 08h A UINT16 2 listenInterval;
 OAh A UINT16 2 beaconInterval;
 OCh A UINT32 4
                   networkType;
When "ap sta":
```

```
00h A UINT8 1
                   phymode;
 01h A UINT8 1
                   aid;
 02h A UINT8 6
                   mac addr[ATH MAC LEN];
 08h A UINT8 1
                   auth;
 09h A UINT8 1
                   keymgmt;
 OAh A UINT16 2
                   cipher;
 OCh A UINT8 1
                   apsd info;
 ODh A UINT8 3
                   unused[3];
When "ap bss":
 00h A UINT16 2
                   channel;
 02h A UINT8 6
                   bssid[ATH MAC LEN];
 08h A UINT8 8
                  unused[81:
 And, in all three cases:
 10h A UINT8 1 beaconIeLen:
 11h A UINT8 1 assocRegLen;
 12h A UINT8 1 assocRespLen;
 13h A UINT8 .. assocInfo[1];
In STA mode networkType comes along with connected phy mode.
To get networkType, WMI NETWORK TYPE (networkType).
To get connected phymode, WMI CONNECTED PHYMODE(networkType) will give the phymode value.
WMIevent(1003h) - WMI DISCONNECT EVENT
Event Data:
 00h A UINT16 2
                    protocolReasonStatus; /* reason code, see 802.11 spec.
 02h A UINT8 1
                    bssid[ATH MAC LEN]; /* set if known
                                          /* see WMI DISCONNECT REASON
 03h A UINT8 1
                    disconnectReason ;
 04h A UINT8 1
                    assocRespLen;
 05h A UINT8 N*1 assocInfo[1];
WMI DISCONNECT REASON values:
 NO NETWORK AVAIL
                       = 01h
 LOST LINK
                       = 02h :-bmiss
 DISCONNECT CMD
                       = 03h
 BSS DISCONNECTED
                       = 04h
 AUTH FAILED
                       = 05h
 ASSOC FAILED
                       = 06h
 NO RESOURCES AVAIL
                       = 07h
 CSERV DISCONNECT
                       = 08h
 INVALĪD PROFILE
                       = 0Ah
 DOT11H CHANNEL SWITCH = 0Bh
 PROFILE MISMATCH
                       = 0Ch
 PYXIS VIRT ADHOC DISC = 0Dh ;-old code from 2008
 CONNECTION EVICTED
                       = 0Dh ; \
```

DSi Atheros Wifi - WMI Channel and Cipher Functions

```
WMIcmd(000Eh) - WMI GET CHANNEL LIST CMD ; reply 000Eh ; aka WMI CHANNEL LIST
Parameters:
 Unknown (none?)
WMI GET CHANNEL LIST CMD reply ;aka WMI CHANNEL LIST REPLY
 00h A UINT8 1
                   reserved1:
 01h A UINT8 1
                   numChannels:
                                 /* number of channels in reply
 02h A UINT16 N*2 channelList[1]; /* channel in MHz */
WMIcmd(0011h) - WMI SET CHANNEL PARAMS CMD ;aka WMI CHANNEL PARAMS CMD
Parameters (04h+N*2 bytes):
 00h A UINT8 1 reserved1;
                              /* set if enable scan */
/* see WMI_PHY_MODE */
/* how many channels follow */
 01h A UINT8 1 scanParam;
 02h A UINT8 1 phyMode;
 03h A UINT8 1 numChannels;
                                  /* channels in MHz */
 04h A UINT16 N*2 channelList[1];
WMI PHY MODE values:
 WMI 11A MODE
                 = 01h
 WMI 11G MODE
                 = 02h
 WMI 11AG MODE
                 = 03h
 WMI 11B MODE
                 = 04h
 WMI 11GONLY MODE = 05h
#define WMI MAX CHANNELS = 32
WMIevent(101Ah) - WMI CHANNEL CHANGE EVENT ;<-- used on DSi?
Event Data (06h bytes):
 00h A UINT16 2 oldChannel; ;\uh, old is 16bit and new is 32bit?
 02h A UINT32 4 newChannel; ;/(DSi does really send 6 bytes)
This event is not defined in "AR6kSDK.build sw.18", however, "101Ah" is USED on DSi.
WMIcmd(0016h) - WMI ADD CIPHER KEY CMD
Parameters (2Dh bytes on DSi?, but other sources claim 2Ch or 33h bytes):
 2Ch 2Dh 33h <---- total size (on DSi it's 2Dh, ie. middle column)
 00h 00h 00h A UINT8 1 keyIndex ;aka WMI MAX KEY INDEX ?
 01h 01h 01h A UINT8 1 keyType ;maybe same as CryptoType aka CRYPTO TYPE?
```

```
;KEY USAGE
  02h 02h 02h A UINT8 1
                           keyUsage
 03h 03h 03h A UINT8 1
                           keyLength
 04h 04h 04h A UINT8 8
                           kevRSC[8]
                                        ;key replay sequence counter
 OCh OCh OCh A UINT8 32
                           key[WMI MAX KEY LEN]
  -- 2Ch 2Ch A UINT8 1
                           key op ctrl ; Additional Key Control information
  -- -- 2Dh A UINT8 6
                           key macaddr[ATH_MAC_LEN]
KEY USAGE values:
 PAIRWISE USAGE
                     = 00h
 GROUP USAGE
                     = 01h
 TX USAGE
                              /* default Tx Key - Static WEP only */
                     = 02h
Bit Flag. (aka key op ctrl values?):
  Bit 0 - Initialise TSC - default is Initialize
 KEY OP INIT TSC
                     = 01h
                     = 02h
 KEY OP INIT RSC
 KEY OP INIT WAPIPN = 10h (only if "WAPI ENABLE")
                              /* Default Initialise the TSC & RSC */
 KEY OP INIT VAL
                     = 03h
 KEY OP VALID MASK = 03h
WMIcmd(0017h) - WMI DELETE CIPHER KEY CMD
Parameters (01h bytes):
 00h A UINT8 1 keyIndex;
WMIcmd(0018h) - WMI ADD KRK CMD
Parameters (10h bytes):
 00h A UINT8 16 krk[WMI KRK LEN];
#define WMI KRK LEN = 16
KRK maybe means "Key Registration with Knowledge"?
WMIcmd(0019h) - WMI DELETE KRK CMD
Parameters:
 Unknown (none?) (or maybe same as for ADD KRK?) (seems to be NONE on DSi)
WMIcmd(0020h) - WMI SET TKIP COUNTERMEASURES CMD
Parameters (01h bytes):
 00h A UINT8 1 cm en;
                                            /* WMI TKIP CM CONTROL */
WMI TKIP CM CONTROL values:
 WMI TKIP CM DISABLE = 00h
 WMI TKIP CM ENABLE = 01h
Note: There are also "CM CONNECT TYPE" values in "cnxmgmt.h", is THAT related?
```

WMIevent(1009h) - WMI TKIP MICERR EVENT

```
Event Data (02h bytes):

00h A_UINT8 1 keyid;
01h A_UINT8 1 ismcast;
TKIP MIC Error Event
```

DSi Atheros Wifi - WMI Scan Functions

WMIcmd(0007h) - WMI_START_SCAN_CMD

```
Parameters:
 00h A B00L
                   forceFqScan
  .. A BOOL 4 isLegacy
                                       For Legacy Cisco AP compatibility
      A UINT32 4 homeDwellTime
                                       Max duration in the home channel (msec)
      A UINT32 4 forceScanInterval
                                       Time interval between scans (msec)
                                      WMI SCAN TYPE
      A UINT8 1 scanType
      A UINT8 1 numChannels
                                       how many channels follow
      A UINT16 N*2 channelList[1]
                                       channels in MHz
WMI SCAN TYPE values:
 WMI LONG SCAN = 0
 WMI SHORT SCAN = 1
Old code from 2008 did (additionally) use value 0 and 1 as so:
 WMI PYXIS PAS DSCVR = 0
 WMI PYXIS ACT DSCVR = 1
WMIcmd(0008h) - WMI SET SCAN PARAMS CMD
Parameters (14h bytes):
 00h A UINT16 2 fg start period
                                          :seconds
 02h A UINT16 2 fg end period
                                          :seconds
 04h A UINT16 2 bg period
                                          :seconds
 06h A UINT16 2 maxact chdwell time
                                          :msec
 08h A UINT16 2 pas chdwell time
                                          :msec
 OAh A UINT8 1 shortScanRatio
                                          ;how many shorts scan for one long
 OBh A UINT8 1 scanCtrlFlags
 OCh A UINT16 2 minact chdwell time
                                          ;msec
 OEh A_UINT16 2 maxact scan per ssid
                                          ;max active scans per ssid
 10h A UINT32 4 max dfsch act time
                                          ;msec
#define WMI SHORTSCANRATIO DEFAULT = 3
Warning: ScanCtrlFlag value of FFh is used to disable all flags in WMI SCAN PARAMS CMD
Do not add any more flags to WMI SCAN CTRL FLAG BITS
WMI SCAN CTRL FLAGS BITS:
```

```
CONNECT SCAN CTRL FLAGS = 01h ;set if can scan in the Connect cmd
 SCAN CONNECTED CTRL FLAGS = 02h ;set if scan for the SSID it is
                                  ; already connected to
 ACTIVE SCAN CTRL FLAGS
                           = 04h ;set if enable active scan
 ROAM SCAN CTRL FLAGS
                           = 08h ;set if enable roam scan when bmiss
                                  ; and lowrssi
 REPORT BSSINFO CTRL FLAGS = 10h ;set if follows customer BSSINFO
                                  ; reporting rule
 ENABLE AUTO CTRL FLAGS
                           = 20h ;if disabled, target doesn't
                                  ; scan after a disconnect event
 ENABLE SCAN ABORT EVENT
                           = 40h :Scan complete event with canceled status
                                    will be generated when a scan is
                                    prempted before it gets completed
#define CAN SCAN IN CONNECT(flags)
                                        (flags & CONNECT SCAN CTRL FLAGS)
#define CAN SCAN CONNECTED(flags)
                                        (flags & SCAN CONNECTED CTRL FLAGS)
#define ENABLE ACTIVE SCAN(flags)
                                       (flags & ACTIVE SCAN CTRL FLAGS)
#define ENABLE ROAM SCAN(flags)
                                       (flags & ROAM SCAN CTRL FLAGS)
#define CONFIG REPORT BSSINFO(flags)
                                        (flags & REPORT BSSINFO CTRL FLAGS)
#define IS AUTO SCAN ENABLED(flags)
                                       (flags & ENABLE AUTO CTRL FLAGS)
#define SCAN ABORT EVENT ENABLED(flags) (flags & ENABLE SCAN ABORT EVENT)
#define DEFAULT SCAN CTRL FLAGS = (CONNECT SCAN CTRL FLAGS | SCAN CONNECTED CTRL FLAGS |
ACTIVE SCAN CTRL FLAGS | ROAM SCAN CTRL FLAGS | ENABLE AUTO CTRL FLAGS)
```

WMIevent(100Ah) - WMI SCAN COMPLETE EVENT

```
Event Data (old: None, or new: status, 04h bytes): 00h A INT32 4 status; ;aka "staus"
```

Note: There are several "SCAN xxx" and "xxx SCPRI" values defined in "discovery.h" - purpose is unknown (maybe that stuff is used only internally).

DSi Atheros Wifi - WMI Bit Rate Functions

WMIcmd(0034h) - WMI_SET_FIXRATES_CMD ;aka WMI_FIX_RATES_CMD

```
Parameters (02h bytes on DSi?, but other sources claim 08h bytes):

02h 08h <---- total size (on DSi it's 02h, ie. left column)

00h -- A_UINT16 2 fixRateMask ;0..0FFFh ;see WMI_BIT_RATE

-- 00h A_UINT32 4 fixRateMask(0) ;0..0FFFFFFFh ;see WMI_BIT_RATE

-- 04h A_UINT32 4 fixRateMask(1) ;0..0FFFFFFFh ;see WMI_BIT_RATE

#define FIX_RATE_1Mb ((A_UINT32)0x1)

#define FIX_RATE_2Mb ((A_UINT32)0x2)
```

```
#define FIX RATE 5 5Mb
                                  ((A UINT32)0x4)
 #define FIX RATE 11Mb
                                  ((A UINT32)0x8)
 #define FIX RATE 6Mb
                                  ((A UINT32)0x10)
 #define FIX RATE 9Mb
                                  ((A UINT32)0x20)
 #define FIX RATE 12Mb
                                  ((A UINT32)0x40)
 #define FIX RATE 18Mb
                                  ((A UINT32)0x80)
 #define FIX RATE 24Mb
                                  ((A UINT32)0x100)
 #define FIX RATE 36Mb
                                  ((A UINT32)0×200)
 #define FIX RATE 48Mb
                                  ((A UINT32)0x400)
 #define FIX RATE 54Mb
                                  ((A UINT32)0x800)
Below probably only newer (non-DSi) revisions (with 32bit "RateMask" values):
 #define FIX RATE MCS 0 20
                                  ((A UINT32)0×1000)
 #define FIX RATE MCS 1 20
                                  ((A UINT32)0x2000)
#define FIX RATE MCS 2 20
                                  ((A UINT32)0x4000)
 #define FIX RATE MCS 3 20
                                  ((A UINT32)0x8000)
 #define FIX RATE MCS 4 20
                                  ((A UINT32)0x10000)
#define FIX RATE MCS 5 20
                                  ((A UINT32)0x20000)
 #define FIX RATE MCS 6 20
                                  ((A UINT32)0x40000)
 #define FIX RATE MCS 7 20
                                  ((A UINT32)0x80000)
 #define FIX RATE MCS 0 40
                                  ((A UINT32)0x100000)
 #define FIX RATE MCS 1 40
                                  ((A UINT32)0x200000)
 #define FIX RATE MCS 2 40
                                  ((A UINT32)0x400000)
 #define FIX RATE MCS 3 40
                                  ((A UINT32)0x800000)
 #define FIX RATE MCS 4 40
                                  ((A UINT32)0x1000000)
 #define FIX RATE MCS 5 40
                                  ((A UINT32)0x2000000)
 #define FIX RATE MCS 6 40
                                  ((A UINT32)0x4000000)
 #define FIX RATE MCS 7 40
                                  ((A UINT32)0x8000000)
WMIcmd(0035h) - WMI GET FIXRATES CMD ; reply 0035h
Parameters:
 Unknown (none?)
Reply: WMI GET FIXRATES aka WMI FIX RATES REPLY
Event Data (02h bytes on DSi?, but other sources claim 08h bytes):
 02h 08h <---- total size (on DSi it's 02h, ie. left column)
 00h -- A UINT16 2
                       fixRateMask
                                        ;0..0FFFh
                                                             ;see WMI BIT RATE
  -- 00h A UINT32 4
                       fixRateMask(0) ;0..0FFFFFFh
                                                             :see WMI BIT RATE
                                                             ;see WMI BIT RATE
  -- 04h A UINT32 4
                       fixRateMask(1)
                                       ;0..0FFFFFFh
See "FIX RATE xxx" values.
WMIcmd(0047h) - WMI SET FRAMERATES CMD ; aka WMI FRAME RATES CMD
Parameters (04h bytes on DSi?, but other source claim 0Ch bytes?):
           <---- total size (on DSi it's O4h, ie. left column)
 04h 0Ch
 00h 00h A UINT8 1
                        bEnableMask
```

```
01h 01h A UINT8 1
                        frameType
                                                            ;type and subtype
  02h --
           A UINT16 2
                        frameRateMask
                                          ;0..0FFFh
                                                            ;see WMI BIT RATE
  -- 02h A UINT8 2
                        reserved[2]
                                                            ;for alignment
                        frameRateMask(0) ;0..0FFFFFFh
    04h A UINT32 4
                                                            ;see WMI BIT RATE
  -- 08h A UINT32 4
                        frameRateMask(1) ;0..0FFFFFFFh
                                                            ;see WMI_BIT_RATE
Reply:
  Unknown (if any)
Reportedly there is a "WMI FRAME RATES REPLY" with same Reply structure as above Parameter structure, but unknown if/when/how that Reply is sent...
as event, or as reply to SET FRAMERATES, or as reply to whatever other cmd?
WMIcmd(F000h) - WMI SET BITRATE CMD ;aka WMI BIT RATE CMD
Parameters (03h bytes):
  00h A INT8 1 rateIndex
                                       ;see WMI BIT RATE
  01h A INT8 1
                   mamtRateIndex
  02h A INT8 1
                   ctlRateIndex
WMI BIT RATE values:
  RATE AUTO
                = -1
 RATE 1Mb
                = 0
  RATE 2Mb
                = 1
  RATE 5 5Mb
                = 2
 RATE_{11Mb}
                = 3
  RATE 6Mb
                = 4
  RATE 9Mb
                = 5
  RATE 12Mb
                = 6
  RATE 18Mb
                = 7
  RATE 24Mb
                = 8
  RATE 36Mb
                = 9
  RATE 48Mb
                = 10
  RATE 54Mb
                = 11
Below probably only newer (non-DSi) revisions (with 32bit RATE MASK values):
  RATE MCS 0\ 20 = 12
  RATE MCS 1 20 = 13
  RATE MCS 2 20 = 14
  RATE MCS 3\ 20 = 15
  RATE MCS 4\ 20 = 16
  RATE MCS 5\ 20 = 17
  RATE MCS 6\ 20 = 18
  RATE MCS 7\ 20 = 19
  RATE MCS 0 40 = 20
  RATE MCS 1 40 = 21
  RATE MCS 2 40 = 22
```

RATE_MCS_3_40 = 23 RATE_MCS_4_40 = 24

```
RATE_MCS_5_40 = 25

RATE_MCS_6_40 = 26

RATE_MCS_7_40 = 27

Get bit rate cmd uses same definition as set bit rate cmd
```

WMIcmd(F001h) - WMI GET BITRATE CMD; reply F001h

```
Parameters:
Unknown (none?)
Reply:
00h A_INT8 1 rateIndex ;see WMI_BIT_RATE
WMI_BIT_RATE values: see WMI_SET_BITRATE_CMD
```

DSi Atheros Wifi - WMI Threshold Functions

WMIcmd(0021h) - WMI RSSI THRESHOLD PARAMS CMD

```
Parameters (20h bytes):
 00h A UINT32 4 pollTime
                                         ;Polling time as a factor of LI
 04h A INT16 2 thresholdAbovel Val
                                         ;lowest of upper
 06h A INT16 2 thresholdAbove2 Val
 08h A INT16 2 thresholdAbove3 Val
 OAh A INT16 2 thresholdAbove4 Val
 OCh A INT16 2 thresholdAbove5 Val
 OEh A INT16 2 thresholdAbove6 Val
                                         ; highest of upper
 10h A INT16 2 thresholdBelow1 Val
                                         ;lowest of bellow
 12h A INT16 2 thresholdBelow2 Val
 14h A INT16 2 thresholdBelow3 Val
 16h A INT16 2 thresholdBelow4 Val
 18h A INT16 2 thresholdBelow5 Val
 1Ah A INT16 2 thresholdBelow6 Val
                                         :highest of bellow
 1Ch A UINT8 1 weight
                                         :"alpha"
 1Dh A UINT8 3 reserved[3]
Setting the polltime to 0 would disable polling.
Threshold values are in the ascending order, and should agree to:
  (lowThreshold lowerVal < lowThreshold upperVal < highThreshold lowerVal
    < highThreshold upperVal)
See also: WMI RSSI THRESHOLD EVENT
```

WMIcmd(002Fh) - WMI_SNR_THRESHOLD_PARAMS_CMD

```
Parameters (10h bytes):

00h A_UINT32 4 pollTime ; Polling time as a factor of LI
```

```
;"alpha"
 04h A UINT8 1 weight
 05h A UINT8 1 thresholdAbovel Val
                                         ;lowest of uppper
                                                            ;uh, ppper?
 06h A UINT8 1 thresholdAbove2 Val
 07h A UINT8 1 thresholdAbove3 Val
 08h A UINT8 1 thresholdAbove4 Val
                                         ;highest of upper
 09h A UINT8 1 thresholdBelow1 Val
                                         ;lowest of bellow
                                                            ;uh bell?
 OAh A UINT8 1 thresholdBelow2 Val
 OBh A UINT8 1 thresholdBelow3 Val
 OCh A UINT8 1 thresholdBelow4 Val
                                         ;highest of bellow ;uh bell?
 ODh A UINT8 3 reserved[3]
Setting the polltime to 0 would disable polling.
See also: WMI SNR THRESHOLD EVENT
WMIcmd(0030h) - WMI LQ THRESHOLD PARAMS CMD
Parameters (0Ch bytes):
 00h A UINT8 1 enable
                                     ;<-- enable (unlike SNR command)
 01h A UINT8 1 thresholdAbovel Val
                                       ;\these parameters seem to be same as
 02h A UINT8 1 thresholdAbove2 Val
                                       ; for WMI SNR THRESHOLD PARAMS CMD
 03h A UINT8 1 thresholdAbove3 Val
 04h A UINT8 1 thresholdAbove4 Val
 05h A UINT8 1 thresholdBelow1 Val
 06h A UINT8 1 thresholdBelow2 Val
 07h A UINT8 1 thresholdBelow3 Val
 08h A UINT8 1 thresholdBelow4 Val
 09h A UINT8 3 reserved[3]
See also: WMI LQ THRESHOLD EVENT
WMIcmd(0033h) - WMI CLR RSSI SNR CMD
Parameters:
 Unknown (none?)
Probably somehow related to RSSI THRESHOLD and SNR THRESHOLD.
WMIevent(100Ch) - WMI RSSI THRESHOLD EVENT
Event Data (03h bytes):
 00h A INT16 2 rssi;
 02h A UINT8 1
                   range;
WMI RSSI THRESHOLD VAL values (which are probably meant to occurr in one of above fields, unclear which one though):
 WMI RSSI THRESHOLD1 ABOVE = 0
 WMI RSSI THRESHOLD2 ABOVE = 1
 WMI RSSI THRESHOLD3 ABOVE = 2
 WMI RSSI THRESHOLD4 ABOVE = 3
 WMI RSSI THRESHOLD5 ABOVE = 4
```

```
WMI RSSI THRESHOLD6 ABOVE = 5
 WMI RSSI THRESHOLD1 BELOW = 6
 WMI RSSI THRESHOLD2 BELOW = 7
 WMI_RSSI_THRESHOLD3_BELOW = 8
 WMI_RSSI_THRESHOLD4_BELOW = 9
 WMI RSSI THRESHOLD5 BELOW = 10
 WMI RSSI THRESHOLD6 BELOW = 11
Indicate the RSSI events to host. Events are indicated when we breach a thresold value. (uh, how old do we breach?)
WMIevent(1012h) - WMI SNR THRESHOLD EVENT
Event Data (02h bytes):
 00h A UINT8 1 range
                                ;WMI SNR THRESHOLD VAL
 01h A UINT8 1 snr
WMI SNR THRESHOLD VAL values:
 WMI SNR THRESHOLD1 ABOVE = 1
 WMI_SNR_THRESHOLD1_BELOW = 2
 WMI SNR THRESHOLD2 ABOVE = 3
 WMI SNR THRESHOLD2 BELOW = 4
 WMI SNR THRESHOLD3 ABOVE = 5
 WMI SNR THRESHOLD3 BELOW = 6
 WMI SNR THRESHOLD4 ABOVE = 7
 WMI SNR THRESHOLD4 BELOW = 8
WMIevent(1013h) - WMI LQ THRESHOLD EVENT
Event Data (05h bytes):
 00h A INT32 4 lq
 04h A UINT8 1 range
                                ;WMI LQ THRESHOLD VAL
WMI LQ THRESHOLD VAL values:
 WMI LQ THRESHOLD1 ABOVE = 1
 WMI_LQ_THRESHOLD1_BELOW = 2
 WMI LQ THRESHOLD2 ABOVE = 3
 WMI LQ THRESHOLD2 BELOW = 4
 WMI LQ THRESHOLD3 ABOVE = 5
 WMI_LQ_THRESHOLD3_BELOW = 6
 WMI LQ THRESHOLD4 ABOVE = 7
 WMI_LQ_THRESHOLD4_BELOW = 8
```

DSi Atheros Wifi - WMI Error, Retry and Debug Functions

WMIcmd(0024h) - WMI SET RETRY LIMITS CMD

```
Parameters:
 00h A UINT8 1 frameType
                                     ;WMI FRAMETYPE
 01h A UINT8 1 trafficClass
                                     ;applies only to DATA FRAMETYPE
 02h A UINT8 1 maxRetries
 03h A UINT8 1 enableNotify
This command is used to customize the number of retries the wlan device will perform on a given frame.
 WMI MIN RETRIES = 2
 WMI MAX RETRIES = 13
WMI FRAMETYPE values:
 MGMT FRAMETYPE
 CONTROL FRAMETYPE = 1
 DATA FRAMETYPE
WMIcmd(0022h) - WMI TARGET ERROR REPORT BITMASK CMD
Parameters (04h bytes):
 00h A UINT32 4 bitmask
                              ;... probably "WMI TARGET ERROR VAL" ?
Sets the error reporting event bitmask in target. Target clears it upon an error. Subsequent errors are counted, but not reported via event, unless the bitmask is set
again.
See also: WMI TARGET ERROR REPORT EVENT
WMIevent(1005h) - WMI CMDERROR EVENT ;aka WMI CMD ERROR EVENT
Event Data (03h bytes):
 00h A UINT16 2 commandId
                                ;on DSi, this can be: 0001h,0011h,0016h,0026h
 02h A UINT8 1 errorCode
                                :on DSi. this can be: 01h.02h
WMI ERROR CODE values:
 INVALID PARAM = 01h
 ILLEGAL STATE = 02h
 INTERNAL ERROR = 03h
 DFS CHANNEL
                = 04h
Command Error Event
WMIevent(100Dh) - WMI ERROR REPORT EVENT ;aka WMI TARGET ERROR REPORT EVENT
Event Data (04h bytes):
 00h A UINT32 4 errorVal
WMI TARGET ERROR VAL values:
 WMI TARGET PM ERR FAIL
                             = 00000001h
 WMI TARGET KEY NOT FOUND
                             = 000000002h
 WMI TARGET DECRYPTION ERR
                             = 00000004h
 WMI_TARGET_BMISS
                             = 00000008h
 WMI PSDISABLE NODE JOIN
                             = 00000010h
 WMI TARGET COM ERR
                             = 00000020h
```

```
WMI_TARGET_FATAL_ERR = 00000040h
WMI_TARGET_BCN_FOUND = 00000080h
```

WMIevent(1014h) - WMI TX RETRY ERR EVENT

```
Event Data (01h bytes):
00h A UINT8 1 retrys
```

WMIcmd(002Eh:2009h) - WMIX_DBGLOG_CFG_MODULE_CMD

```
Parameters (said to be as so):
 00h A UINT32 4 cfgvalid
                                    ;mask with valid config bits (uh, what?)
 When some case:
 04h A UINT32 4
                                   ;see "dbglog config" description below
                   dbglog config
 When some other case:
 04h A UINT32 4
                   value
                                    ;uh, what "value" (maybe alias for above?)
dbglog config value:
 Bit0-15 DBGLOG MODULE LOG ENABLE
                                         ;logging enable flags for module 0-15
           DBGLOG REPORTING ENABLED
                                         ;reporting enable flag
 Bit16
 Bit17-19 DBGLOG TIMESTAMP RESOLUTION ; timestamp resolution (default=1 ms)
 Bit20-29 DBGLOG REPORT SIZE
                                         report size in number of messages
 Bit30-31 Reserved
                                         ; reserved
dbglog message value (with numeric "message" IDs):
            DBGLOG TIMESTAMP ; contains bit8-23 of the LF0 timer (0..FFFFh)
 Bit0-15
 Bit16-25
            DBGLOG DBGID
                               ;minor ID (defined in "dbglog id.h")
 Bit26-29
            DBGLOG MODULEID
                               ;major ID (defined in "dbglog.h")
 Bit30-31
            DBGLOG NUM ARGS
                             ;whatever "num args"
```

Unclear how that's meant to work. Theoretically, the AR600x should receive the "config" stuff as EVENT, and send the "message" stuff as CMD. Maybe the source code definitions have swapped CMD and EVENT (ie. accidentally using the host-side's point of view)?

WMIevent(1010h:3008h) - WMIX_DBGLOG_EVENT ; used (probably related to 2009h)

Event Data:

Unknown (?) (probably related/enabled by WMIX DBGLOG CFG MODULE CMD)

DSi Atheros Wifi - WMI Priority Stream Functions

WMIcmd(0005h) - WMI_CREATE_PSTREAM_CMD ;aka WMI_CRE_PRIORITY_STREAM

Parameters (3Fh bytes in DSi? but below would be 40h bytes?):

```
00h A_UINT32 4 minServiceInt ;in msec
04h A_UINT32 4 maxServiceInt ;in msec
08h A_UINT32 4 inactivityInt ;in msec
```

```
0Ch A UINT32 4
                       suspensionInt
                                                  ;in msec
 10h A UINT32 4
                       serviceStartTime
 14h A UINT32 4
                       minDataRate
                                                  ;in bps
 18h A UINT32 4
                       meanDataRate
                                                  ;in bps
 1Ch A UINT32 4
                       peakDataRate
                                                  ;in bps
 20h A UINT32 4
                       maxBurstSize
 24h A UINT32 4
                       delayBound
 28h A UINT32 4
                       minPhyRate
                                                  ;in bps
 2Ch A UINT32 4
                       sba
 30h A UINT32 4
                       mediumTime
 34h A UINT16 2
                       nominalMSDU
                                                                :uh. octeCts?
                                                  :in octects
 36h A UINT16 2
                       maxMSDU
                                                  :in octects
                                                                :uh. octeCts?
 38h A UINT8 1
                       trafficClass
 39h A UINT8 1
                       trafficDirection
                                                  ;DIR TYPE
 3Ah A UINT8 1
                       rx0ueueNum
 3Bh A UINT8 1
                       trafficType
                                                  ;TRAFFIC TYPE
 3Ch A UINT8 1
                       voicePSCapability
                                                  ; VOICEPS CAP TYPE
 3Dh A UINT8 1
                       tsid
                       userPriority
                                                  ;802.1D user priority
 3Eh A UINT8 1
 3Fh A UINT8 1
                                                  ;nominal phy rate
                       nominalPHY
Older source code used a different parameter structure (with value/size ordered 8bit, 16bit, 32bit, and without the "nominalPHY" entry):
Parameters (3Fh bytes in DSi? that would match this old structure?):
                1
       u8
                       trafficClass
 00h
        u8
                1
                       trafficDirection
                                             ;DIR TYPE
 01h
 02h
       u8
                1
                       rxQueueNum
 03h
       u8
                1
                                             ;TRAFFIC TYPE
                       trafficType
        u8
                1
                       voicePSCapability
                                             ; VOICEPS CAP TYPE
 04h
 05h
        u8
                1
                       tsid
                1
        u8
 06h
                       userPriority
                                              ;802.1D user priority
                                             ;nominal phy rate
                       nominalPHY
 N/A
 07h
        u16
                2
                       nominalMSDU
                                              :in octects
                                                            ;uh, octeCts?
                2
 09h
        u16
                       maxMSDU
                                             :in octects
                                                            :uh. octeCts?
 0Bh
        u32
                4
                       minServiceInt
                                             :in msec
 0Fh
        u32
                4
                       maxServiceInt
                                             :in msec
        u32
 13h
                       inactivityInt
                                             :in msec
 17h
        u32
                4
                       suspensionInt
                                             ;in msec
 1Bh
        u32
                4
                       serviceStartTime
 1Fh
        u32
                4
                       minDataRate
                                             ;in bps
        u32
                4
 23h
                       meanDataRate
                                             ;in bps
 27h
       u32
                       peakDataRate
                                              ;in bps
                4
 2Bh
        u32
                       maxBurstSize
 2Fh
        u32
                4
                       delayBound
 33h
        u32
                4
                       minPhyRate
                                              ;in bps
```

```
37h
       u32
                     sba
 3Bh
       u32
                     mediumTime
DIR TYPE values:
 UPLINK TRAFFIC
                       = 0
 DNLINK TRAFFIC
                       = 1
 BIDIR TRAFFIC
VOICEPS CAP TYPE values:
 DISABLE FOR THIS AC
 ENABLE FOR THIS AC
                       = 1
 ENABLE FOR ALL AC
                       = 2
TRAFFIC TYPE values:
 TRAFFIC TYPE APERIODIC = 0
 TRAFFIC TYPE PERIODIC = 1
XXX see WMI CRE PRIORITY STREAM REPLY ????
WMIcmd(0006h) - WMI DELETE PSTREAM CMD; aka WMI DEL PRIORITY STREAM
Parameters (05h bytes):
 00h A UINT8 1 txQueueNumber
 01h A UINT8 1 rxQueueNumber
 02h A UINT8 1 trafficDirection
 03h A UINT8 1 trafficClass
 04h A UINT8 1 tsid
XXX see WMI DEL PRIORITY STREAM REPLY ????
WMIevent(1007h) - WMI PSTREAM TIMEOUT EVENT
Event Data (04h bytes):
 00h A UINT8 1 txQueueNumber
 01h A UINT8 1 rxQueueNumber
 02h A UINT8 1 trafficDirection
 03h A UINT8 1 trafficClass
```

DSi Atheros Wifi - WMI Roam Functions

WMIcmd(0029h) - WMI_SET_ROAM_CTRL_CMD Parameters (09h bytes on DSi?, but would be greater if "numBss>1"): PREPACK union { .. A_UINT8 bssid[ATH_MAC_LEN] ; WMI_FORCE_ROAM

.. A_UINT8 roamMode ;WMI_SET_ROAM_MODE .. WMI BSS BIAS INFO bssBiasInfo ;WMI SET HOST BIAS

. WMI_LOWRSSI_SCAN_PARAMS lrScanParams

```
} POSTPACK info
  .. A UINT8
                roamCtrlType
This command is used to influence the Roaming behaviour.
Set the host biases of the BSSs before setting the roam mode as bias based.
WMI ROAM CTRL TYPE, Different types of Roam Control:
       WMI FORCE ROAM
                                   = 1 ; Roam to the specified BSSID
       WMI SET ROAM MODE
                                   = 2 ;default ,progd bias, no roam
       WMI SET HOST BIAS
                                   = 3 :Set the Host Bias
       WMI_SET_LOWRSSI SCAN PARAMS = 4 ;Set lowrssi Scan parameters
WMI ROAM MODE, aka ROAM MODES:
       WMI DEFAULT ROAM MODE
                                   = 1 ;RSSI based ROAM
       WMI HOST BIAS ROAM MODE
                                   = 2 :HOST BIAS based ROAM
       WMI LOCK BSS MODE
                                   = 3 :Lock to the Current BSS - no Roam
BSS HOST BIAS INFO structures:
  WMI BSS BIAS typedef PREPACK struct:
            A UINT8 bssid[ATH MAC LEN]
            A INT8
                     bias
  WMI BSS BIAS INFO typedef PREPACK struct:
    00h 1
            A UINT8 numBss
   01h 7*N WMI BSS BIAS bssBias[1]
  WMI LOWRSSI SCAN PARAMS typedef PREPACK struct WMI LOWRSSI SCAN PARAMS:
            A UINT16 lowrssi scan period
    00h 2
    02h 2
            A INT16 lowrssi scan threshold
            A INT16 lowrssi roam threshold
    04h 2
            A UINT8 roam rssi floor
    06h 1
    07h 1
            A UINT8 reserved[1]
                                               ;for alignment
WMIcmd(002Ah) - WMI GET ROAM TBL CMD ;aka WMI REPORT ROAM TBL ;reply 100Fh
Parameters:
  Unknown (none?)
Reply: See WMI REPORT ROAM TBL EVENT
WMIevent(100Fh) - WMI REPORT ROAM TBL EVENT ; related to CMD 002Ah?
Event Data (14h bytes on DSi, might be more on other systems if numEntries>1):
  00h A UINT16
                         2
                                roamMode
  02h A UINT16
                                numEntries
  04h WMI BSS ROAM INFO N*10h bssRoamInfo[1]
WMI BSS ROAM INFO structure:
    A INT32 4 roam util
   A UINT8 6 bssid[ATH MAC LEN]
   A INT8 1 rssi
   A INT8 1 rssidt
```

```
A_INT8 1 last_rssi
A_INT8 1 util
A_INT8 1 bias
A_UINT8 1 reserved ;for alignment

MAX_ROAM_TBL_CAND = 5

Names: WMI_GET_ROAM_TBL aka WMI_REPORT_ROAM_TBL aka WMI_TARGET_ROAM_TBL
```

DSi Atheros Wifi - WMI Power Functions

```
WMIcmd(0012h) - WMI SET POWER MODE CMD ;aka WMI POWER MODE CMD
Parameters (01h bytes):
                                  /* WMI POWER MODE */
 00h A UINT8 1 powerMode;
WMI POWER MODE values:
 REC POWER
               = 01h
 MAX PERF POWER = 02h
WMIcmd(0013h) - WMI SET IBSS PM CAPS CMD ;aka WMI IBSS PM CAPS CMD
Parameters (06h bytes):
 00h A UINT8 1 power saving;
                                      /* number of beacon periods */
 01h A UINT8 1 ttl;
 02h A UINT16 2 atim windows;
                                     /* msec */
 04h A UINT16 2 timeout value;
                                     /* msec */
Adhoc power save types aka WMI ADHOC PS TYPE:
 ADHOC PS DISABLE = 1
 ADHOC PS ATH
 ADHOC PS IEEE
                 = 3
 ADHOC PS OTHER
WMIcmd(0014h) - WMI SET POWER PARAMS CMD ;aka WMI POWER PARAMS CMD
Parameters (06h bytes on DSi?, but other sources claim 0Ch bytes):
 06h OCh <---- total size (on DSi it's O6h, ie, left column)
 00h 00h A UINT16 2
                      idle period;
                                              /* msec */
 02h 02h A UINT16 2
                      pspoll number;
                      dtim policy;
 04h 04h A UINT16 2
 -- 06h A UINT16 2
                      tx wakeup policy;
  -- 08h A UINT16 2
                      num tx to wakeup;
 -- OAh A UINT16 2
                      ps fail event policy;
WMI DTIM POLICY values:
 \overline{IGNORE} DTIM = 01h
 NORMAL DTIM = 02h
```

```
STICK DTIM = 03h
 AUTO DTIM = 04h
WMI TX WAKEUP POLICY UPON SLEEP values (Policy to determine (Nine?) whether TX should wakeup WLAN if sleeping):
 TX WAKEUP UPON SLEEP
 TX DONT WAKEUP UPON SLEEP = 2
POWER SAVE FAIL EVENT POLICY values (Policy to determine (Nine?) whether power save failure event should be sent to host during scanning):
 SEND POWER SAVE FAIL EVENT ALWAYS
 IGNORE POWER SAVE FAIL EVENT DURING SCAN = 2
WMIcmd(0015h) - WMI SET POWERSAVE TIMERS POLICY CMD ;aka WMI POWERSAVE...
Parameters (0Ch bytes):
 00h A UINT16 2 psPollTimeout (msec)
 02h A UINT16 2 triggerTimeout (msec)
 04h A UINT32 4 apsdTimPolicy (TIM behavior with ques (=?) APSD enabled.
                    Default is IGNORE TIM ALL QUEUES APSD)
 08h A UINT32 4 simulatedAPSDTimPolicy (TIM behavior with simulated APSD
                    enabled. Default is PROCESS TIM SIMULATED APSD)
APSD TIM POLICY values:
 IGNORE TIM ALL QUEUES APSD = 0
 PROCES\overline{S} TI\overline{M} AL\overline{L} QUEUE\overline{S} APSD = 1
 IGNORE TIM SIMULATED APSD = 2
 PROCES\overline{S} TI\overline{M} SIMULATED APSD = 3
WMIcmd(001Bh) - WMI SET TX PWR CMD
Parameters:
 00h A UINT8 1 dbM;
                                          /* in dbM units */
WMIcmd(001Ch) - WMI GET TX PWR CMD ;aka WMI TX PWR ;reply 001Ch
Parameters:
 None
Reply:
 00h A UINT8 1 dbM;
                                          /* in dbM units */
WMIcmd(0048h) - WMI SET AP PS CMD ;aka WMI AP PS CMD
Parameters (04h bytes on DSi?, but below would be 0Ah bytes?):
 04h 0Ah <---- total size (on DSi it's 04h, ie. left column)
     00h A UINT32 4 idle time;
                                       :in msec
     04h A UINT32 4
                        ps period;
                                       ;in usec
     08h A UINT8 1 sleep period; ;in ps periods (=above "ps period"?)
```

;AP power save type

psType;

09h A UINT8 1

WMI AP PS TYPE, AP power save types:

```
AP_PS_DISABLE = 1
AP_PS_ATH = 2
```

DSi Atheros Wifi - WMI Statistics Function

WMIcmd(0010h) - WMI_GET_STATISTICS_CMD ;reply WMI_REPORT_STATISTICS

Parameters: Unknown (none?)

WMIevent(100Bh) - WMI_REPORT_STATISTICS_EVENT ; related to CMD 0010h

```
Event Data (D5h bytes on DSi, although other sources claim A9h or EDh bytes):
  A9h D5h EDh <---- total size (on DSi it's D5h. ie. middle column)
  -- 00h 00h A UINT32 4 lqVal;
                                                   ;- <-- newer version only
     04h 04h A INT32 4 noise floor calibation; ;- <-- newer version only
                         power save failure cnt; ;\pm stats t (new)
     08h 08h A UINT32 4
      -- OCh A UINT16 2 stop tx failure cnt;
                                                      <-- NEWEST version only
      -- OEh A UINT16 2 atim tx failure cnt;
                                                       <-- NEWEST version only
        10h A UINT16 2
                         atim rx failure cnt;
                                                       <-- NEWEST version only
     -- 12h A UINT16 2
                         bcn rx failure cnt;
                                                      <-- NEWEST version only
  00h 0Ch 14h A UINT32 4
                         tx packets;
  04h 10h 18h A UINT32 4 tx bytes;
                         tx unicast pkts;
  08h 14h 1Ch A UINT32 4
  0Ch 18h 20h A UINT32 4
                          tx unicast bytes;
                                                    tx stats t
  10h 1Ch 24h A UINT32 4
                          tx multicast pkts;
  14h 20h 28h A UINT32 4
                          tx multicast bytes;
  18h 24h 2Ch A UINT32 4
                         tx broadcast pkts;
  1Ch 28h 30h A UINT32 4
                          tx broadcast bytes;
 20h 2Ch 34h A UINT32 4 tx rts success cnt;
  24h 30h 38h A UINT32 16 tx packet per ac[4];
    40h 48h A UINT32 16 tx errors per ac[4];
                                                       <-- newer version only
  34h 50h 58h A UINT32 4 tx errors;
  38h 54h 5Ch A UINT32 4 tx failed cnt;
  3Ch 58h 60h A UINT32 4 tx retry cnt;
         64h A UINT32 4
                                                       <-- NEWEST version only
                          tx mult retry cnt;
  40h 5Ch 68h A UINT32 4
                          tx rts fail cnt;
      60h 6Ch A INT32 4
                          tx unicast rate;
                                                       <-- newer version only
  44h 64h 70h A UINT32 4
                          rx packets;
  48h 68h 74h A UINT32 4
                          rx bytes;
  4Ch 6Ch 78h A UINT32 4
                          rx unicast pkts;
  50h 70h 7Ch A UINT32 4
                         rx_unicast bytes;
  54h 74h 80h A UINT32 4
                         rx multicast pkts;
                                                   ; rx stats t
```

```
58h 78h 84h A UINT32 4 rx multicast bytes;
  5Ch 7Ch 88h A UINT32 4
                              rx broadcast pkts;
  60h 80h 8Ch A UINT32 4
                              rx broadcast bytes;
  64h 84h 90h A UINT32 4
                              rx fragment pkt;
  68h 88h 94h A UINT32 4
                              rx errors;
  6Ch 8Ch 98h A UINT32 4
                              rx crcerr;
  70h 90h 9Ch A UINT32 4
                              rx key cache miss;
  74h 94h A0h A UINT32 4
                              rx decrypt err;
  78h 98h A4h A UINT32 4
                              rx duplicate frames;
  -- 9Ch A8h A INT32 4
                                                           ;/ <-- newer version only
                              rx unicast rate;
  7Ch A0h ACh A UINT32 4
                              tkip local mic failure;
                                                                  ;\
                             tkip counter measures invoked; ;
  80h A4h B0h A UINT32 4
  84h A8h B4h A UINT32 4
                              tkip replays;
                                                                    tkip ccmp stats t
  88h ACh B8h A UINT32 4
                              tkip format errors;
  8Ch B0h BCh A UINT32 4
                              ccmp format errors;
  90h B4h C0h A UINT32 4
                              ccmp replays;
                             wow num pkts dropped;
     B8h C4h A UINT32 4
      BCh C8h A UINT16 2
                              wow num events discarded;
                                                                  ; wlan wow stats t
      BEh CAh A UINT8 1
                              wow num host pkt wakeups;
      BFh CBh A UINT8 1
                              wow num host event wakeups;
                                                                  ;/
       -- CCh A UINT32 4
                              arp received;
                                                                  ;\
           D0h A UINT32 4
                              arp matched;
                                                                  ; arp stats t
           D4h A UINT32 4
                             arp replied;
                              cs bmiss cnt;
  94h C0h D8h A UINT32 4
  98h C4h DCh A UINT32 4
                              cs lowRssi cnt;
  9Ch C8h E0h A UINT16 2
                             cs connect cnt;
                                                           ; cserv stats t
 9Eh CAh E2h A_UINIIO 2
A0h CCh E4h A_INT16 2 cs_aveBeacon_rssi;
-- CEh E6h A_UINT16 2 cs_roam_count; ; <-- newer version only
D0h E8h A_INT16 2 cs_rssi; ; <-- newer version only
construction only
  9Eh CAh E2h A UINT16 2
  A2h D4h ECh A UINT8 1 cs lastRoam msec;
  A3h -- -- A UINT32 4
                             power save failure cnt; ;-pm stats t (old)
  A7h -- -- A INT16 2 noise floor calibation; ;-old version only
The D5h-byte structure was found in AR6kSDK.build sw.18 from 2006.
The A9h-byte structure was found in older (AR6001?) source from 2006.
The EDh-byte structure was found in newer source from 2008 and up.
Names: WMI GET STATISTICS aka WMI REPORT STATISTICS aka WMI TARGET STATS
```

DSi Atheros Wifi - WMI Bluetooth Coexistence (older AR6002)

```
Bluetooth Coexistence support has underwent significant changes:
  Older AR6002 from 2008 ;-original Bluetooth COEX version
  Newer AR6002 from 2008 ;\same commands as above, but with entirely different
  Newer AR6002 from 2010 ;/parameters (and minor changes for 2008 vs 2010)
                        ;-completely different commands for Bluetooth COEX
  AR6003 from 2010
Below are Bluetooth COEX functions for OLDER AR6002 - as used on DSi - and as defined in "AR6kSDK.build sw.18".
WMIcmd(003Bh) - WMI SET BT STATUS CMD; AR6002 Bluetooth Coexistence only?
Parameters (02h bytes):
 00h A UINT8 1 streamType;
                                       ;aka BT STREAM TYPE ?
  01h A UINT8 1 status;
                                       ;aka BT STREAM STATUS ?
BT STREAM TYPE values:
  BT STREAM UNDEF = 0
                                       ;\
 BT STREAM SCO = 1 ;SCO stream
                                       ; only this three types in Older AR6002
  BT STREAM A2DP = 2; A2DP stream
BT STREAM STATUS values:
  BT STATUS UNDEF
                        = 0 ;\
  BT STATUS START
                        = 1 ; this five states in Older AR6002
  BT STATUS STOP
                        = 2 ; (Newer A6002 has added/removed/renamed states)
  BT STATUS RESUME
                        = 3 :
  BT STATUS SUSPEND
                        = 4 ;/
AR6002 only? (although other comment says "COMMON to AR6002 and AR6003"?)
WMIcmd(003Ch) - WMI_SET_BT_PARAMS CMD ;AR6002 Bluetooth Coexistence only?
Parameters (16h bytes on DSi?, whatever that might match up with below?):
                                  ;SCO stream parameters (BT PARAMS SCO)
when paramType=1=BT PARAM SCO:
  00h A UINT8 1 noSCOPkts:
 01h A UINT8 1 pspollTimeout;
  02h A UINT8 1 stompbt;
               12h undefined/padding
  03h PAD
 when paramType=2=BT PARAM A2DP:
                                  ;whatever (BT PARAMS A2DP)
  00h A UINT32 4 period;
  04h A UINT32 4
                   dutycycle;
  08h A UINT8 1
                   stompbt;
               OCh undefined/padding
  09h PAD
 when paramType=3=BT PARAM MISC and paramSubType=1=WLAN PROTECT POLICY:
  00h A UINT32 4
                   period;
  04h A UINT32 4
                   dutvcvcle;
  08h A UINT8 1 stompbt;
  09h A UINT8 1
                   policy;
  OAh A UINT8 1
                   paramSubType; (=1 in this case)
```

```
0Bh PAD
               OAh undefined/padding
 when paramType=3=BT PARAM MISC and paramSubType=2=WLAN COEX CTRL FLAGS:
 00h A UINT16 2 wlanCtrlFlags;
 02h PAD
                   undefined/padding
 OAh A UINT8 1 paramSubType; (=2 in this case)
 0Bh PAD
               OAh undefined/padding
when paramType=4=BT PARAM REGS:
                                  ;co-existence register params (BT COEX REGS)
 00h A UINT32 4
                   mode;
 04h A UINT32 4
                   scoWahts:
 08h A UINT32 4
                   a2dpWghts;
 OCh A UINT32 4
                   genWghts;
 10h A UINT32 4
                   mode2:
 14h A UINT8 1
                   setVal;
 and, in all cases:
 15h A UINT8 1
                               ;<-- selects which of the above to use
                   paramType;
Below might be "policy" for WLAN PROTECT POLICY(?):
 WLAN PROTECT PER STREAM = 01h /* default */
 WLAN PROTECT ANY TX
                         = 02h
Below might be "wlanCtrlFlags" for WLAN COEX CTRL FLAGS(?):
 WLAN DISABLE COEX IN DISCONNECT = 0001h /* default */
 WLAN KEEP COEX IN DISCONNECT
                                 = 0002h
 WLAN STOMPBT IN DISCONNECT
                                 = 0004h
 WLAN DISABLE COEX IN ROAM
                                 = 0010h /* default */
 WLAN KEEP COEX IN ROAM
                                 = 0020h
 WLAN STOMPBT IN ROAM
                                 = 0040h
 WLAN DISABLE COEX IN SCAN
                                 = 0100h /* default */
 WLAN KEEP COEX IN SCAN
                                 = 0200h
 WLAN STOMPBT IN SCAN
                                 = 0400h
 WLAN DISABLE COEX BT OFF
                                 = 1000h /* default */
 WLAN KEEP COEX BT OFF
                                 = 2000h
 WLAN STOMPBT BT OFF
                                 = 4000h
```

DSi Atheros Wifi - WMI Wake on Wireless (WOW) Functions

WMIcmd(0042h) - WMI SET HOST SLEEP MODE CMD

Parameters (08h bytes on DSi?, so, a BOOL must be 4 bytes?):
00h A_BOOL 4 awake;
04h A_BOOL 4 asleep;

```
WMIcmd(0043h) - WMI SET WOW MODE CMD
Event Data (04h bytes on DSi?, but other sources claim MORE bytes?):
 04h ??h <---- total size (on DSi it's 04h, ie. left column)
 00h 00h A B00L
                         4 enable wow
 -- 04h WMI WOW FILTER .. filter ;UINTx or so? with "WMI WOW FILTER" value?
          A UINT16
                         2
                             hostReqDelay
WMI WOW FILTER values (only one defined):
 WOW FILTER SSID = 01h
WMIcmd(0044h) - WMI GET WOW LIST CMD ;reply 1018h (!)
Parameters:
 00h A UINT8 1 filter list id;
Reply (88h bytes on DSi): WMI GET WOW LIST EVENT:
                        num filters /* number of patterns in reply
 00h A UINT8
                        this filter num /* filter # x of total num filters
 01h A UINT8
 02h A UINT8
                        wow mode
                 1
 03h A UINT8
                        host mode
 04h WOW FILTER N*84h wow filters[1]
WOW FILTER structure:
   A UINT8 1
                wow valid filter;
   A UINT8 1
                wow filter id;
                wow filter size;
   A UINT8 1
   A UINT8 1
                wow filter offset;
   A UINT8 40h wow filter mask[WOW MASK SIZE];
   A UINT8 40h wow filter pattern[WOW PATTERN SIZE];
There's also a "WOW FILTER LIST" structure (unknown purpose):
   A UINT8
                     wow valid list;
   A UINT8
                     wow list id;
            1
   A UINT8
                     wow num filters;
   A UINT8
             1
                     wow total list size;
   WOW FILTER 4*84h list[WOW MAX FILTERS PER LIST];
#define WOW MAX FILTER LISTS
                                 = 1 /*4*/
 #define WOW MAX FILTERS PER LIST = 4
 #define WOW PATTERN SIZE
                                = 64
#define WOW MASK SIZE
                                = 64
WMIcmd(0045h) - WMI ADD WOW PATTERN CMD
Parameters:
 00h A UINT8 1 filter list id;
 01h A UINT8 1 filter size;
```

```
02h A_UINT8 1 filter_offset;
03h A_UINT8 .. filter[1];

WMIcmd(0046h) - WMI_DEL_WOW_PATTERN_CMD
Parameters (04h bytes):
00h A UINT16 2 filter_list_id;
```

WMIevent(1018h) - WMI_GET_WOW_LIST_EVENT ; reply to CMD 0044h

See WMI GET WOW LIST CMD for response details.

filter id;

DSi Atheros Wifi - WMI General Purpose I/O (GPIO) Functions

WMIcmd(002Eh:2003h) - WMIX GPIO OUTPUT SET CMD; reply=3006h

Parameters:

```
00h A_UINT32 4 set_mask;  /* pins to set
04h A_UINT32 4 clear_mask;  /* pins to clear
08h A_UINT32 4 enable_mask;  /* pins to enable for output
0Ch A_UINT32 4 disable_mask;  /* pins to disable/tristate
```

Set GPIO pin output state.

02h A UINT16 2

In order for output to be driven, a pin must be enabled for output.

This can be done during initialization through the GPIO Configuration DataSet, or during operation with the enable mask.

If a request is made to simultaneously set/clear or set/disable or clear/disable or disable/enable, results are undefined.

NB: Some of the WMIX APIs use a 32-bit mask. On Targets that support more than 32 GPIO pins, those APIs only support the first 32 GPIO pins.

WMIcmd(002Eh:2004h) - WMIX GPIO INPUT GET CMD; reply=3005h

Parameters:

Unknown (none?)

WMIcmd(002Eh:2005h) - WMIX_GPIO_REGISTER_SET_CMD ;reply=3006h, too

Parameters:

```
00h A_UINT32 4 gpioreg_id; /* GPIO register ID */
04h A_UINT32 4 value; /* value to write */
```

Set a GPIO register. For debug/exceptional cases.

Values for gpioreg_id are GPIO_ID_*, defined in a platform-dependent header, gpio.h.

WMIcmd(002Eh:2006h) - WMIX GPIO REGISTER GET CMD; reply=3005h, too

Parameters:

```
00h A_UINT32 4 gpioreg_id; /* GPIO register to read */ Get a GPIO register. For debug/exceptional cases.
```

WMIcmd(002Eh:2007h) - WMIX_GPIO_INTR_ACK_CMD

Parameters:

A_UINT32 ack_mask; /* interrupts to acknowledge

Host acknowledges and re-arms GPIO interrupts. A single message should be used to acknowledge all interrupts that were delivered in an earlier WMIX GPIO INTR EVENT message.

WMIevent(1010h:3004h) - WMIX GPIO INTR EVENT ;used (interrupt)

Event Data:

```
00h A_UINT32 4 intr_mask; /* pending GPIO interrupts
04h A_UINT32 4 input_values; /* recent GPIO input values
```

Target informs Host of GPIO interrupts that have ocurred since the last WMIX_GIPO_INTR_ACK_CMD was received. Additional information -- the current GPIO input values is provided -- in order to support use of a GPIO interrupt as a Data Valid signal for other GPIO pins.

WMIevent(1010h:3005h) - WMIX_GPIO_DATA_EVENT ;used (reply to 2004h and 2006h)

Event Data:

```
00h A_UINT32 4 value;
```

04h A_UINT32 4 reg_id;

Target responds to Host's earlier WMIX_GPIO_INPUT_GET_CMD request using a GPIO_DATA_EVENT with value set to the mask of GPIO pin inputs and reg_id set to GPIO_ID_NONE.

Target responds to Hosts's earlier WMIX_GPIO_REGISTER_GET_CMD request using a GPIO_DATA_EVENT with value set to the value of the requested register and reg_id identifying the register (reflects the original request).

NB: reg_id supports the future possibility of unsolicited WMIX_GPIO_DATA_EVENTs (for polling GPIO input), and it may simplify Host GPIO support.

WMIevent(1010h:3006h) - WMIX GPIO ACK EVENT ; used (reply to 2003h and 2005h)

Event Data:

```
Unknown (none?) (confirms GPIO xxx SET commands)
```

GPIO Constants

```
AR6001\_GPI0\_PIN\_COUNT = 18
```

 $AR6002_GPI0_PIN_COUNT = 18$; aka hw2.0

 $AR6003_GPI0_PIN_COUNT = 28$; aka hw4.0; XXX shouldn't that be 26?

MCKINLEY GPIO PIN COUNT = 57 ;aka hw6.0

Values of gpioreg_id in the WMIX_GPIO_REGISTER_SET_CMDID and WMIX_GPIO_REGISTER_GET_CMDID commands come in two flavors. If the upper bit of gpioreg_id is CLEAR, then the remainder is interpreted as one of these values. This provides platform-independent access to GPIO registers. If the upper bit (GPIO_ID_OFFSET_FLAG) of gpioreg_id is SET, then the remainder is interpreted as a platform-specific GPIO register offset.

```
GPIO_ID_OUT = 000000000h
```

```
= 00000001h
GPIO ID OUT W1TS
GPIO ID OUT W1TC
                    = 00000002h
GPIO ID ENABLE
                    = 00000003h
GPIO ID ENABLE W1TS = 00000004h
GPIO ID ENABLE W1TC = 00000005h
GPIO ID IN
                    = 00000006h
GPIO ID STATUS
                    = 00000007h
GPIO ID STATUS W1TS = 00000008h
GPIO ID STATUS W1TC = 00000009h
GPIO ID PINO
                    = 0000000Ah
GPIO_ID_PIN(n)
GPIO_ID_NONE
                    = (GPI0 ID PIN0+(n)) := 0000000Ah and up
                    = FFFFFFFh
GPIO ID OFFSET FLAG
                           = 80000000h
GPIO ID REG MASK
                           = 7fffffffh
GPIO ID IS OFFSET(req id) = (((req id) & GPIO ID OFFSET FLAG) != 0)
```

DSi Atheros Wifi - Unimplemented WMI Misc Functions

Not implemented in DSi.

```
WMIcmd(002Bh) - WMI GET ROAM DATA CMD ; reply 1015h? ; not implemented in DSi
Parameters:
 Unknown (none?)
Reply: See WMI REPORT ROAM DATA EVENT
WMIevent(1015h) - WMI REPORT ROAM DATA EVENT
 :-not implemented in DSi :related to 002Bh?
Event Data:
      PREPACK union {
          WMI TARGET ROAM TIME roamTime;
 00h
      } POSTPACK u:
 14h A UINT8 roamDataType;
ROAM DATA TYPE values (only one defined)
 ROAM DATA TIME = 1
                            /* Get The Roam Time Data */
WMI TARGET ROAM TIME structure:
 00h A UINT32 4
                     disassoc time;
 04h A UINT32 4
                     no txrx time;
                     assoc time;
 08h A UINT32 4
                     allow txrx time;
 OCh A UINT32 4
                     disassoc bssid[ATH MAC LEN];
 10h A UINT8
```

```
11h A INT8 1
                     disassoc bss rssi;
 12h A UINT8 1
                     assoc bssid[ATH MAC LEN];
 13h A INT8
              1
                     assoc bss rssi;
Names: WMI GET ROAM DATA aka WMI REPORT ROAM DATA aka WMI TARGET ROAM DATA
WMIcmd(002Ch) - WMI ENABLE RM CMD; not implemented in DSi
Parameters:
 00h A B00L 4
                   enable radio measurements;
WMIcmd(002Dh) - WMI SET MAX OFFHOME DURATION CMD; not implemented in DSi
Parameters:
 00h A UINT8 1
                   max offhome duration;
WMIcmd(002Eh:200Ah) - WMIX PROF CFG CMD
WMIcmd(002Eh:200Bh) - WMIX PROF ADDR SET CMD
WMIcmd(002Eh:200Ch) - WMIX PROF START CMD
WMIcmd(002Eh:200Dh) - WMIX PROF STOP CMD
WMIcmd(002Eh:200Eh) - WMIX PROF COUNT GET CMD ; reply 3009h
Not implemented in DSi. Said to be "Target Profiling support".
Parameter structures are defined only for WMIX PROF CFG CMD and WMIX PROF ADDR SET CMD.
Parameters for WMIX PROF CFG CMD:
 00h A UINT32 4 period;
                           /* Time (in 30.5us ticks) between samples */
 04h A UINT32 4 nbins;
Parameters for WMIX PROF ADDR SET CMD:
 00h A UINT32 4 addr;
Maybe the other three WMIX PROF xxx CMD's don't have any parameters.
See also: WMIX PROF COUNT EVENT
```

WMIevent(1010h:3009h) - WMIX PROF COUNT EVENT; -not implemented in DSi

Not implemented in DSi. Response to WMIX PROF COUNT GET CMD.

Event Data:

```
00h A UINT32 4
                    addr:
04h A UINT32 4
                    count:
```

Target responds to Hosts's earlier WMIX PROF COUNT GET CMD request using a WMIX PROF COUNT EVENT with addr set to the next address count set to the corresponding count.

WMIcmd(003Ah) - WMI TEST CMD; not implemented in DSi

Parameters:

Unknown (maybe related to file "testcmd.h"?)

```
WMIevent(1016h) - WMI TEST EVENT ;-not implemented in DSi
Event Data:
  Unknown (maybe related to file "testcmd.h"?) (or general purpose?)
WMIcmd(0040h) - WMI GET APPIE CMD ;aka GET APP IE ;not implemented in DSi
Parameters:
  Unknown (none?)
Reply: Unknown:
  EVENTID is unknown (maybe 0040h, ie. same as GET APPIE CMD)
 Reply structure is unknown (maybe same parameter structure for SET APPIE CMD)
WMIcmd(004Ah) - WMI SET IE CMD; not implemented in DSi (newer 2012 stuff)
Parameters:
  00h
       u8 1 ie id;
                             /* enum wmi ie field type */
  01h
       u8 1 ie field;
       u8 1 ie len;
  02h
  03h
       u8 1 reserved;
  04h
       u8 .. ie info[0];
wmi ie field type:
 \overline{\text{WMI}} \overline{\text{RSN}} \overline{\text{IE}} \overline{\text{CAPB}} = 01h
                  = FFh /* indicats full IE */ ;uh, kittykats?
  WMI IE FULL
See also: WMI SET APP IE CMD (similar older command)
WMIcmd(08xxh) - wil6210: WILOCITY types ;not implemented in DSi
WMIcmd(09xxh) - wil6210: Performance monitoring; not implemented in DSi
  not implemented in DSi
WMIcmd(F003h, or formerly 0047h) - WMI SET MAC ADDRESS CMD
Parameters:
 00h A UINT8 6
                    macaddr[ATH MAC LEN];
WMIcmd(F007h) - WMI ABORT SCAN CMD; not implemented in DSi
Parameters:
  Unknown (none?)
Reply: Unknown, if any (see (optional?) SCAN ABORT EVENT)
WMIcmd(F008h) - WMI SET TARGET EVENT REPORT CMD; not implemented in DSi
Parameters:
  00h A UINT32 1 evtConfig;
```

```
TARGET EVENT REPORT CONFIG values:
 DISCONN EVT IN RECONN = 0 /* default */
 NO DISCONN \overline{EVT} IN RECONN = 1
Apparently related to cases where to throw WMI_DISCONNECT_EVENT.
WMIcmd(F017h or formerly F016h) - WMI SET IP CMD
Parameters:
 00h A UINT32 4*2 ips[MAX IP ADDRS] ;IP in Network Byte Order
#define MAX IP ADDRS 2
WMIcmd(F018h or formerly F017h) - WMI SET PARAMS CMD ;reply=101Fh
Parameters:
 00h A UINT32 4
                  opcode:
 04h A UINT32 4 length:
                                 /* WMI SET PARAMS */
 08h A CHAR ... buffer[1];
Reply: See WMI SET PARAMS REPLY EVENT
WMIevent(101Fh) - WMI SET PARAMS REPLY EVENT ; reply to "SET" CMD F018h
Event Data:
 00h A INT8 1 status;
                              /* WMI SET PARAMS REPLY */
Reply to WMI SET PARAMS CMD (?) aka WMI SET PARAMS REPLY aka WMI SET PARAMS REPLY EVENT.
WMIcmd(F019h or formerly F018h) - WMI SET MCAST FILTER CMD
Parameters:
 00h A UINT8 6 multicast mac[ATH MAC LEN]; /* WMI SET MCAST FILTER */
WMIcmd(F01Ah or formerly F019h) - WMI DEL MCAST FILTER CMD
Parameters:
 Unknown (None?) (or maybe same as for WMI SET MCAST FILTER CMD ?)
WMIcmd(F029h) - WMI MCAST FILTER CMD ; related to SET/DEL "MCAST" commands?
Parameters:
 00h A UINT8 1 enable;
                             /* WMI MCAST FILTER */
Related to SET/DEL "MCAST" commands?
WMIcmd(F01Bh) - WMI ALLOW AGGR CMD
Parameters:
 00h A UINT16 2 tx allow aggr (16bit mask to allow tx/uplink ADDBA
                   negotiation - bit position indicates tid)
```

```
02h A UINT16 2
                   rx allow aggr (16bit mask to allow rx/donwlink ADDBA
                    negotiation - bit position indicates tid)
Configures tid's to allow ADDBA negotiations on each tid, in each direction.
uh, donwlink?
WMIcmd(F01Ch) - WMI ADDBA REQ CMD
Parameters:
 00h A UINT8 1 tid
"f/w starts performing ADDBA negotiations with peer on the given tid"
"f/w" means FirmWare? ForWard? Fail/Wrong? or What?
WMIcmd(F01Dh) - WMI DELBA REQ CMD
Parameters:
 00h A UINT8 1 tid
 01h A UINT8 1 is sender initiator
"f/w would teardown BA with peer." - uh, "f/w"?
"is send initiator indicates if it's or tx or rx side" - uh, "it's or"?
WMIevent(1020h) - WMI ADDBA REQ EVENT
Event Data:
 00h A UINT8 1 tid
 01h A UINT8 1 win sz
 02h A UINT16 2 st seg no
 04h A UINT8 1 status "f/w response for ADDBA Reg; OK(0) or failure(!=0)"
WMIevent(1021h) - WMI ADDBA RESP EVENT
Event Data:
 00h A UINT8 1 tid
 01h A UINT8 1 status
                               /* OK(0), failure (!=0)
```

```
02h A UINT16 2 amsdu sz
                               /* Three values: Not supported(0), 3839, 8k
Uhm. does "8k" mean 8192 or 8000 or so?
```

WMIevent(1022h) - WMI DELBA REO EVENT aka WMI DELBA EVENT

Event Data:

```
00h A UINT8 1 tid;
01h A UINT8 1 is peer initiator;
02h A UINT16 2 reason code;
```

[&]quot;f/w received a DELBA for peer and processed it. Host is notified of this."

```
WMIcmd(F01Eh) - WMI SET HT CAP CMD
Parameters:
 00h A UINT8 1 band (specifies which band to apply these values)
 01h A UINT8 1 enable (allows 11n to be disabled on a per band basis)
 02h A UINT8 1 chan width 40M supported
 03h A UINT8 1 short GI 20MHz
 04h A UINT8 1 short GI 40MHz
 05h A UINT8 1 intolerance 40MHz
 06h A UINT8 1 max ampdu len exp
WMIcmd(F01Fh) - WMI SET HT OP CMD
Parameters:
 00h A UINT8 1 sta chan width;
WMIcmd(F020h) - WMI SET TX SELECT RATES CMD
Parameters:
 00h A UINT32 4*8*2 rateMasks[WMI_MODE_MAX * WMI_MAX_RATE_MASK];
WMIcmd(F021h) - WMI SET TX SGI PARAM CMD
Parameters:
 00h A UINT32 4*2 sgiMask[WMI MAX RATE MASK];
 08h A UINT8 1
                   sgiPERThreshold;
DEFAULT SGI MASK L32 = 08080000h
DEFAULT SGI MASK U32 = 00000000h
DEFAULT SGI PER = 10
WMIcmd(F022h) - WMI SET RATE POLICY CMD
Parameters:
 00h A UINT32 4*2 rateField[WMI MAX RATE MASK]
                    (rateField: "1 bit per rate corresponding to index")
                        ;range 1..5 (aka 1..WMI RATE POLICY ID MAX)
 08h A UINT8 1
                   id
 09h A UINT8 1
                   shortTrys
 OAh A UINT8 1
                   longTrys
 OBh A UINT8 1
                             ;padding
                   reserved
WMI RATE POLICY ID MAX = 5
WMIcmd(F023h) - WMI HCI CMD CMD aka WMI HCI CMD
Parameters:
 00h A UINT16 2 cmd buf sz;
                                 /* HCI cmd buffer size
 02h A UINT8 .. buf[1];
                                 /* Absolute HCI cmd (see file "hci.h")
```

WMIevent(1024h) - WMI HCI EVENT EVENT aka WMI HCI EVENT Event Data: 00h A UINT16 2 evt buf sz; /* HCI event buffer size 02h A UINT8 .. buf[1]; /* HCI event (see file "hci.h") WMIcmd(F024h) - WMI RX FRAME FORMAT CMD Parameters: 00h A UINT8 1 metaVersion ; version of meta data for rx packets ;(0-7=valid, 0=default) 01h A UINT8 1 dot11Hdr ;1=leave .11 header intact, ;0=default/replace .11 header with .3 02h A UINT8 1 defragOnHost ;1=defragmentation is performed by host, ;0=performed by target <default> 03h A UINT8 1 reserved[1] :alignment WMIcmd(F025h) - WMI SET THIN MODE CMD Parameters: 00h A UINT8 1 enable ;0=default/normal mode, 1=operate in thin mode 01h A UINT8 3 reserved[3] WMIcmd(F026h) - WMI SET BT WLAN CONN PRECEDENCE CMD Parameters: 00h A UINT8 1 precedence; BT WLAN CONN PRECEDENCE values: BT WLAN CONN PRECDENCE WLAN = 0 ;default BT WLAN CONN PRECDENCE PAL = 1Unknown purpose. Maybe related to BT=Bluetooth? CONN=Connect? PAL=What? WMIcmd(F03Fh) - WMI CONFIG TX MAC RULES CMD Parameters: 00h A UINT32 4 rules ;combination of WMI WRT xxx values (see "wmi thin.h") WMIcmd(F040h) - WMI SET PROMISCUOUS MODE CMD Parameters: 00h A UINT8 1 enable (0=default/normal mode, 1=promiscuous mode) WMIcmd(F041h) - WMI RX FRAME FILTER CMD Parameters:

;WMI FILTERMASK MGMT

00h A UINT16 2 filtermask(0)

```
02h A UINT16 2 filtermask(1)
                                    ;WMI FILTERMASK CTRL
 04h A UINT16 2 filtermask(2)
                                    ;WMI FILTERMASK DATA
 06h A UINT16 2 reserved
                                    ;alignment
WMIcmd(F042h) - WMI SET CHANNEL CMD
Parameters:
 00h A UINT16 2 channel
                           ;frequency in MHz
                           :outcommented (HT20 or HT40 flag?)
  -- //A UINT8 - mode
 -- //A UINT8 - secondary ;outcommented (HT40 2nd channel above/below flag?)
See also: WMI SET CHANNEL EVENT
WMIevent(9000h) - WMI SET CHANNEL EVENT
Event Data:
                             ;WMI SET CHANNEL RES (or WMI THIN JOIN RESULT??)
 00h A UINT8 1 result
 01h A UINT8 3 reserved[3] ;alignment
WMI SET CHANNEL RES values:
 WMI SET CHANNEL RES SUCCESS = 0
 WMI SET CHANNEL RES FAIL
This is probably the reply to WMI SET CHANNEL CMD (although official comments claim it to be WMI THIN JOIN related; probably because of
copying/pasting the WMI THIN JOIN parameter structure without adjusting the comments).
WMIcmd(F046h) - WMI SET DIV PARAMS CMD aka WMI DIV PARAMS CMD
Parameters:
 00h A UINT32 4 divIdleTime;
 04h A UINT8 1 antRssiThresh;
 05h A UINT8 1 divEnable;
 06h A UINT16 2 active treshold rate;
WMIcmd(F028h) - WMI SET PMK CMD
Parameters:
 00h A UINT8 20h pmk[WMI PMK LEN];
WMI PMK LEN = 32
WMIcmd(F047h) - WMI GET PMK CMD ;reply?
Parameters:
 Unknown (none?)
Reply: See WMI GET PMK EVENT aka WMI GET PMK REPLY
WMIevent(102Ah) - WMI GET PMK EVENT aka WMI GET PMK REPLY
```

Create PDF in your applications with the Pdfcrowd HTML to PDF API

Event Data:

```
00h A UINT8 20h pmk[WMI PMK LEN];
WMIcmd(F048h) - WMI SET PASSPHRASE CMD
Parameters:
 00h A UCHAR 20h ssid[WMI MAX SSID LEN];
 20h A UINT8 40h passphrase[WMI PASSPHRASE LEN];
 60h A UINT8 1
                   ssid len;
 61h A UINT8 1
                   passphrase len;
WMI PASSPHRASE LEN = 64
WMIcmd(F049h) - WMI SEND ASSOC RES CMD ;aka WMI SEND ASSOCRES CMD
Parameters:
 00h A UINT8 1 host accept;
 01h A UINT8 1 host reasonCode;
 02h A UINT8 1 target status;
 03h A UINT8 6 sta mac addr[ATH MAC LEN];
 09h A UINT8 1 rspType;
WMIcmd(F04Ah) - WMI SET ASSOC REQ RELAY CMD ;aka WMI SET ASSOCREQ RELAY
Parameters:
 00h A UINT8 1 enable;
WMIevent(9001h) - WMI ASSOC REQ EVENT aka WMI ASSOCREQ EVENT
Event Data:
 00h A UINT8 1 status;
 01h A UINT8 1 rspType;
WMIcmd(F04Bh or F04Dh) - WMI ACS CTRL CMD ;aka WMI ACS CTRL MSG
Parameters:
 00h A UINT8 1
                 ctrl id;
                             /* control identifier (aka sub-command?)
                length;
                             /* number of bytes of data to follow
 01h A UINT8 1
 02h A UINT8 .. data[1];
                             /* start of control data
WMI ACS CTRL HDR LEN = (sizeof(WMI ACS CTRL MSG) - sizeof(A UINT8))
WMIevent(9002h) - WMI ACS EVENT ;generic ACS event
Event Data:
 00h A UINT8 1
                             /* event identifier
                 event id;
                lengt\overline{h}; /* number of bytes of data that follows
 01h A UINT8 1
 02h A UINT8 .. data[1];
                          /* start of event data
```

```
WMI ACS EVENT HDR LEN = (sizeof(WMI ACS EVENT MSG) - sizeof(A UINT8))
WMIcmd(F04Ch or F052h) - WMI SET EXCESS TX RETRY THRES CMD
Parameters:
 00h A UINT32 4 threshold;
WMIcmd(F061h or F051h) - WMI FORCE TARGET ASSERT CMD
Parameters:
 Unknown (None?)
WMIcmd(F04Dh or N/A) - WMI SET TBD TIME CMD ;added for wmiconfig cmd for TBD
WMIcmd(F04Eh or N/A) - WMI PKTLOG ENABLE CMD
WMIcmd(F04Fh or N/A) - WMI PKTLOG DISABLE CMD
WMIcmd(F062h or N/A) - WMI SET PROBED SSID EX CMD
WMIcmd(F063h or N/A) - WMI SET NETWORK LIST OFFLOAD CMD
WMIcmd(F064h or N/A) - WMI SET ARP NS OFFLOAD CMD
WMIcmd(F065h or N/A) - WMI ADD WOW EXT PATTERN CMD
WMIcmd(F066h or N/A) - WMI GTK OFFLOAD OP CMD
WMIcmd(F067h or N/A) - WMI REMAIN ON CHNL CMD
WMIcmd(F068h or N/A) - WMI CANCEL REMAIN ON CHNL CMD
WMIcmd(F069h or N/A) - WMI SEND ACTION CMD
WMIcmd(F06Ah or N/A) - WMI PROBE REO REPORT CMD
WMIcmd(F06Bh or N/A) - WMI DISABLE 11B RATES CMD
WMIcmd(F06Ch or N/A) - WMI SEND PROBE RESPONSE CMD
Unknown/undocumented (invented 2012 or so).
WMIevent(?) - WMI GET APPIE CMD ;aka GET APP IE ;-not implemented in DSi
The "GET APP" command name suggests that there should be some reply, but:
 EVENTID is unknown (maybe 0040h, ie. same as GET APPIE CMD)
 Reply structure is unknown (maybe same parameter structure for SET APPIE CMD)
WMIevent(?) - WMI CRE PRIORITY STREAM REPLY :-not implemented in DSi
Unknown crap. The DSi doesn't send a reply to WMI CREATE PSTREAM CMD, nonetheless, existing source code does have a
```

Unknown crap. The DSi doesn't send a reply to WMI_CREATE_PSTREAM_CMD, nonetheless, existing source code does have a WMI_CRE_PRIORITY_STREAM_REPLY structure for whatever reason, maybe it's send only in certain firmware version(s), with whatever/unknown WMIevent(xxxx) number. The reply structure is:

```
03h A UINT8 1 trafficClass;
 04h A UINT8 1 trafficDirection;
                                          /* DIR TYPE */
PSTREAM REPLY STATUS values:
 A SUCCEEDED = \overrightarrow{A} OK
                                      = 0
 A FAILED DELETE STREAM DOESNOT EXIST = 250
 A SUCCEEDED MODIFY STREAM
 A FAILED INVALID STREAM
                                      = 252
 A FAILED MAX THINSTREAMS
                                      = 253
 A FAILED CREATE REMOVE PSTREAM FIRST = 254
WMIevent(?) - WMI DEL PRIORITY STREAM REPLY ;-not implemented in DSi
Unknown crap. See above for details. The WMI DEL PRIORITY STREAM REPLY structure is:
 00h A UINT8 1 status;
 01h A UINT8 1 txQueueNumber;
                                      ; same as WMI CRE PRIORITY STREAM REPLY
 02h A UINT8 1 rxOueueNumber:
 03h A UINT8 1 trafficDirection; ;\unlike WMI CRE PRIORITY STREAM REPLY
 04h A UINT8 1 trafficClass;
                                      ;/(entries are swapped)
WMIevent(?) - WMI FRAME RATES REPLY ;-not implemented in DSi
Unknown crap. WMI FRAME RATES REPLY is said to have same structure as WMI SET FRAMERATES CMD parameter structure. But WMIevent(?)
number is unknown, and DSi doesn't seem to send any such REPLY.
WMIevent(101Bh) - WMI PEER NODE EVENT
Event Data:
 00h A UINT8 1 eventCode;
 01h A UINT8 6 peerMacAddr[ATH MAC LEN];
Below PEER values are probably meant to be the "eventCode" values(?):
 PEER NODE JOIN EVENT
                            = 00h
 PEER NODE LEAVE EVENT
                            = 01h
 PEER FIRST NODE JOIN EVENT = 10h
 PEER LAST NODE LEAVE EVENT = 11h
WMIevent(101Dh) - WMI DTIMEXPIRY EVENT
Event Data:
 Unknown (if any)
```

WMIevent(101Eh) - WMI WLAN VERSION EVENT

Event Data:

00h A_UINT32 4 version;

Whatever event with whatever version?

WMIevent(1023h) - WMI TX COMPLETE EVENT Event Data: 00h A UINT8 1 numMessages; number of tx comp msgs following 01h A UINT8 1 msgLen ; length in bytes for each individual msg following 02h A UINT8 1 msgType ; version of tx complete msg data following 03h A UINT8 1 reserved When msqType=01h=WMI TXCOMPLETE VERSION 1 .. individual message(s) (see TX COMPLETE MSG V1 structure) 04h ... When msqType=Other 04h reserved for other MSG types (none such defined yet) TX COMPLETE MSG V1 structure: /* one of TX COMPLETE STATUS xxx values 00h A UINT8 1 status /* packet ID to identify parent packet 01h A UINT8 1 pktID /* rate index on successful transmission 02h A UINT8 1 rateIdx 03h A UINT8 1 ackFailures /* number of ACK failures in tx attempt #if 0 ;optional "host delivery time" params currently ommitted... A UINT32 queueDelay /* usec delay measured Tx Start time A UINT32 mediaDelay /* usec delay measured ACK rx time #endif TX COMPLETE STATUS xxx values: TX COMPLETE STATUS SUCCESS = 0 TX COMPLETE STATUS RETRIES = 1 TX COMPLETE STATUS NOLINK = 2 TX COMPLETE STATUS TIMEOUT = 3 TX COMPLETE STATUS OTHER = 4 Transmit complete event. WMIevent(1025h) - WMI ACL DATA EVENT Event Data: Unknown (what?) ACL is what? Is that somehow related to "ACLCOEX"? WMIevent(1026h, or formerly N/A, or N/A) - WMI REPORT SLEEP STATE EVENT Event Data: 00h A UINT32 4 sleepState; Values for "sleepState": WMI REPORT SLEEP STATUS IS DEEP SLEEP = 0 WMI REPORT SLEEP STATUS IS AWAKE = 1 Names: WMI REPORT SLEEP STATE EVENT aka WMI REPORT SLEEP STATUS

Create PDF in your applications with the Pdfcrowd HTML to PDF API

WMIevent(1027h, or formerly 1026h, or N/A) - WMI WAPI REKEY EVENT

This event is added/removed randomly in different source code versions.

Event Data:

```
00h A_UINT8 1 type;
01h A_UINT8 6 macAddr[ATH_MAC_LEN];
Values (probably for above "type" field?):
WAPI_REKEY_UCAST = 1
WAPI_REKEY_MCAST = 2
```

The numbering for WMIevent(1026h..1029h) does vary in older source versions because WMI_REPORT_SLEEP_STATE_EVENT originally didn't exist, and WMI_WAPI_REKEY_EVENT originally did exist only if "WAPI_ENABLE". Later source code did always include WMI_WAPI_REKEY_EVENT, and even later code did re-remove it completely.

Names: WMI_WAPI_REKEY_EVENT aka WMI_WAPIREKEY_EVENT

WMIevent(1035h) - WMI CCX RM STATUS EVENT ; CCX Evants, uh, EvAntS?

```
Event Data:
```

```
00h A_INT32 4 rm_type ;\one of these MIGHT be "WMI_CCX_RM_STATUS_TYPE" ?
04h A_INT32 4 status ;/
WMI_CCX_RM_STATUS_TYPE values (probably for the "rm_type" field?):
        WMI_CCX_RM_STATUS_UNKNOWN = 0
        WMI_CCX_RM_REPORT_SENT = 1
        WMI_CCX_RM_REFUSE_REPORT_SENT = 2
Uh, "CCX" means... What?
Uh, "RM" means... maybe "radio_measurements" or What?
Maybe this is somehow related to "WMI_ENABLE_RM_CMD"?
```

WMIevent(1045h) - WMI_SET_HOST_SLEEP_MODE_CMD_PROCESSED_EVENT

Event Data:

```
Unknown (if any?)
```

This event exists ONLY in source code from 2010, not in older code, and it's removed in newer code from 2012.

Special event used to notify host that AR6003 has processed sleep command (aka WMI_SET_HOST_SLEEP_MODE_CMD?) (needed to prevent a late incoming credit report from crashing the system).

WMIevent(9003h) - WMI REPORT WMM PARAMS EVENT

```
Event Data:
```

```
00h wmm params 6*4 wmm params[4];
"wmm params" structure:
 00h A UINT8
                                     /* ACM parameter */
                       acm;
                                     /* AIFSN parameters */
 01h A UINT8
                       aifsn;
 02h A UINT8
                                     /* cwmin in exponential form */
                       logcwmin;
                       logcwmax;
                                     /* cwmax in exponential form */
 03h A UINT8
 04h A_UINT16
                       txopLimit;
                                     /* txopLimit */
```

WMIcmd(?) - WMI SET ADHOC BSSID CMD

Parameters:

```
00h A UINT8 6 bssid[ATH MAC LEN];
```

The above parameter structure is defined in "wmi.h", but there's no WMIcmd(xxxxh) command ID for it. Maybe the command did exist only in older versions (from dates before 2006)?

DSi Atheros Wifi - Unimplemented WMI Bluetooth Coexistence (newer AR6002)

```
/*-----*/
BT PARAMS SCO PSPOLL LATENCY values:
 BT PARAM SCO PSPOLL LATENCY ONE FOURTH = 1 ;aka 25%
 BT_PARAM_SCO_PSPOLL_LATENCY_HALF = 2 ;aka 50% BT_PARAM_SCO_PSPOLL_LATENCY_THREE_FOURTH = 3 ;aka 75%
BT PARAMS SCO STOMP RULES values:
 BT PARAMS SCO STOMP SCO NEVER
 BT PARAMS SCO STOMP SCO ALWAYS
 BT PARAMS SCO STOMP SCO IN LOWRSSI = 3
BT ANT FRONTEND CONFIG values:
 BT_ANT_TYPE_UNDEF = 0
BT_ANT_TYPE_DUAL = 1
                               ;aka "Disabled (default)"
 BT ANT TYPE DUAL
 BT ANT TYPE SPLITTER
                          = 2
 BT_ANT_TYPE_SWITCH
                         = 3
 BT ANT TYPE HIGH ISO DUAL = 4 ;<-- not in "code aurora"
BT COLOCATED DEV TYPE values:
 \overline{BT} COLOCATED \overline{DEV} \overline{BTS4020} = 0
 BT COLCATED DEV CSR
                     = 1
 BT COLOCATED DEV VALKYRIE = 2 ; aka BT COLOCATED DEV VALKYRIE
WMIcmd(003Bh) - WMI SET BT STATUS CMD; AR6002 Bluetooth Coexistence only?
Parameters (02h bytes):
 00h A_UINT8 1 streamType; ;aka BT_STREAM_TYPE ?
01h A_UINT8 1 status; ;aka BT_STREAM_STATUS ?
```

```
BT STREAM TYPE values:
  BT STREAM UNDEF = 0
 BT STREAM SCO
                 = 1 ;SCO stream
 BT STREAM A2DP = 2; A2DP stream
 BT STREAM SCAN = 3 ;BT Discovery or Page ;\"Newer AR6002 from 2008-2010"
 BT STREAM ESCO = 4 ; Whatever
                                           ;/
  BT STREAM ALL = 5; Whatever
                                           ;-"Newer AR6002 from 2008 only"
BT STREAM STATUS values:
 BT STATUS UNDEF
 BT STATUS START
                        = 1 ;-renamed to BT STATUS ON in code from 2010
                        = 2 ;-renamed to BT STATUS OFF in code from 2010
 BT STATUS STOP
 BT STATUS RESUME
                        = 3 :\defined in "Older/Newer AR6002 from 2008"
                        = 4 ;/(not in "Newer AR6002 for 2010")
 BT STATUS SUSPEND
 BT STATUS SUSPEND A2DP = 5 ;\defined in "Newer AR6002 from 2008")
 BT STATUS SUSPEND SCO = 6 ; (not in "Older AR6002 for 2008")
 BT STATUS SUSPEND ACL = 7 ; (not in "Newer AR6002 for 2010")
 BT STATUS SUSPEND SCAN = 8 ;/
AR6002 only? (although other comment says "COMMON to AR6002 and AR6003"?)
WMIcmd(003Ch) - WMI SET BT PARAMS CMD; AR6002 Bluetooth Coexistence only?
Parameters (1Fh or 19h bytes, for "Newer AR6002" code from 2008 or 2010):
 1Fh 19h <--- total size (1Fh for code from 2008, 19h for code from 2010)
when paramType=1=BT PARAM SCO: ;SCO stream parameters (BT PARAMS SCO)
 00h 00h A UINT32 4 numScoCyclesForceTrigger (Number SCO cycles after which
                      force a pspoll, default=10)
  04h 04h A UINT32 4 dataResponseTimeout (Timeout Waiting for Downlink pkt in
                      response for ps-poll, default=10 ms)
  08h 08h A UINT32 4
                     stompScoRules
                                      ;aka BT PARAMS SCO STOMP RULES ?
 OCh OCh A UINT32 4 scoOptFlags (SCO Options Flags)
 10h -- A UINT32 4
                     p2lrp0ptModeBound
                                           :\PacketToLowRatePacketRatio's
 14h -- A UINT32 4 p2lrpNonOptModeBound ;/
 18h 10h A UINT8 1 stompDutyCyleVal (SCO cycles to limit ps-poll queuing
                      if stomped)
 19h 11h A UINT8 1 stompDutyCyleMaxVal (firmware increases stomp duty cycle
                      gradually uptill this value on need basis)
 1Ah 12h A UINT8 1 psPollLatencyFraction (Fraction of idle period, within
                      which additional ps-polls can be gueued)
 1Bh 13h A UINT8 1 noSCOSlots (Number of SCO Tx/Rx slots. HVx,EV3,2EV3=2)
 1Ch 14h A UINT8 1 noIdleSlots (Number of Bluetooth idle slots between
                      consecutive SCO Tx/Rx slots. HVx,EV3=4, 2EV3=10)
  1Dh -- A UINT8 1 reserved8 (maintain word algnment) (uh, really?)
  -- 15h A UINT8 1 scoOptOffRssi (RSSI value below which we go to ps poll)
  -- 16h A UINT8
                 1 scoOptOnRssi (RSSI value above which we reenter opt mode)
 -- 17h A UINT8 1 scoOptRtsCount
```

```
when paramType=2=BT PARAM A2DP: ;whatever (BT PARAMS A2DP)
 00h 00h A UINT32 4 a2dpWlanUsageLimit (MAX time firmware uses the medium for
                     wlan, after it identifies the idle time, default=30 ms)
 04h 04h A UINT32 4 a2dpBurstCntMin (Minimum number of bluetooth data frames
                     to replenish Wlan Usage limit, default 3)
                    a2dpDataRespTimeout
 08h 08h A UINT32 4
 OCh OCh A UINT32 4
                    a2dpOptFlags (A2DP Option flags)
 10h -- A UINT32 4
                    p2lrp0ptModeBound
                                          ;\PacketToLowRatePacketRatio's
 14h -- A UINT32 4 p2lrpNonOptModeBound :/
 18h -- A UINT16 2 reserved16 (maintain word alignment)
 1Ah 10h A UINT8 1 isCoLocatedBtRoleMaster
 1Bh -- A UINT8 1 reserved8 (maintain word alignment)
 1Ch -- PAD
                 2 undefined/padding
 -- 11h A UINT8 1 a2dp0pt0ffRssi (RSSI value below which we go to ps poll)
 -- 12h A UINT8 1 a2dp0pt0nRssi(RSSI value above which we reenter opt mode)
 -- 13h A UINT8 1 a2dp0ptRtsCount
 -- 14h PAD
                 4 undefined/padding
when paramType=3=BT PARAM ANTENNA CONFIG:
                                      aka BT ANT FRONTEND CONFIG
 00h 00h A UINT8 1 antType
 01h -- PAD
                 1Dh undefined/padding
 -- 01h PAD
                 17h undefined/padding
when paramType=4=BT PARAM COLOCATED BT DEVICE:
00h 00h A UINT8 1 colocatedBtDev aka BT COLOCATED DEV TYPE
 01h -- PAD
                 1Dh undefined/padding
 -- 01h PAD
                 17h undefined/padding
when paramType=5=BT PARAM ACLCOEX: ;whatever (BT PARAMS ACLCOEX)
 ;During BT ftp/ BT OPP or any another data based acl profile on bluetooth
 ; (non a2dp).
                     aclWlanMediumUsageTime (Wlan usage time during
 00h 00h A UINT32 4
                      Acl (non-a2dp) coexistence, default=30 ms)
                     aclBtMediumUsageTime (Bt usage time during
 04h 04h A UINT32 4
                      acl coexistence, default=30 ms)
 08h 08h A UINT32 4
                     aclDataRespTimeout
 OCh OCh A UINT32 4
                     aclDetectTimeout (ACL coexistence enabled if we get
                      10 Pkts in X ms, default=100 ms)
 10h 10h A UINT32 4
                     aclmaxPktCnt (No of ACL pkts to receive before
                      enabling ACL coex)
 14h -- PAD
                  OAh undefined/padding
 -- 14h PAD
                     undefined/padding
when paramType=6=BT PARAM 11A SEPARATE ANT:
                     unknown (maybe same as antType ?)
 00h 00h UNKNOWN ?
 xxh -- PAD
                     undefined/padding
 -- xxh PAD
                     undefined/padding
and, in all cases:
 1Eh 18h A UINT8 1
                     paramType
```

```
Values for "scoOptFlags" and "a2dpOptFlags":
             Allow Close Range Optimization
 Bit0
                                                         ;\all versions
             Force awake during close range
 Bit1
             If set use (host supplied) threshold
 Bit2
                                                         :\Newer AR6002
 Bit3..23
             Unused
                                                         ;/from 2008
            If set use host supplied RSSI for OPT
 Bit2
             If set use host supplied RTS COUNT for OPT; Newer AR6002
 Bit3
 Bit4..7
                                                         : from 2010
             Unused
 Bit8..15 Low Data Rate Min Cnt
 Bit16..23 Low Data Rate Max Cnt
 Bit24..31 Undocumented (unused?)
                                                         :-all versions
PacketToLowRatePacketRatio's (p2lrp) entries (in code from 2008 only):
                        Minimum ratio required to STAY IN opt mode
  p2lrp0ptModeBound:
 p2lrpNonOptModeBound: Minimum ratio required to SWITCH TO opt mode
```

DSi Atheros Wifi - Unimplemented WMI Bluetooth Coexistence (AR6003)

WMIcmd(003Bh) - WMI_SET_BT_STATUS_CMD ;AR6002 Bluetooth Coexistence only?

This command does maybe exist for AR6003 too (conflicting comments claim that it is for AR6002 only, or for both AR6002 and AR6003). See "Newer AR6002" description for details.

Also possible that it's replaced by "WMI SET BTCOEX BT OPERATING STATUS CMD".

WMIcmd(003Ch) - WMI_SET_BT_PARAMS_CMD ;AR6002 Bluetooth Coexistence only?

This command is used for AR6002 only. On AR6003, it's replaced by the new commands described below:

WMIcmd(F02Ah) - WMI SET BTCOEX FE ANT CMD

```
WMI_BTCOEX_FE_ANT_BYPASS_MODE = 4
WMI_BTCOEX_FE_ANT_COMBINE_MODE = 5
```

Indicates front end antenna configuration. This command needs to be issued right after initialization and after

WMI SET BTCOEX COLOCATED BT DEV CMD. AR6003 enables coexistence and antenna switching based on the configuration.

WMIcmd(F02Bh) - WMI_SET_BTCOEX_COLOCATED_BT_DEV_CMD

```
Parameters:
```

```
00h A_UINT8 1 btcoexCoLocatedBTdev; 1 - Qcom BT (3 -wire PTA)
2 - CSR BT (3 wire PTA)
3 - Atheros 3001 BT (3 wire PTA)
4 - STE bluetooth (4-wire ePTA)
5 - Atheros 3002 BT (4-wire MCI)
default=3 (Atheros 3001 BT)
```

Indicate the bluetooth chip to the firmware. Firmware can have different algorithm based bluetooth chip type. Based on bluetooth device, different coexistence protocol would be used.

WMIcmd(F02Ch) - WMI SET BTCOEX SCO CONFIG CMD

```
Parameters:
```

```
----- BTCOEX SCO CONFIG scoConfig;
00h A UINT32 4 scoSlots (Number of SCO Tx/Rx slots: HVx,EV3,2EV3 = 2)
04h A UINT32 4 scoIdleSlots (Number of Bluetooth idle slots between
                 consecutive SCO Tx/Rx slots: HVx, EV3 = 4, 2EV3 = 10)
08h A UINT32 4 scoFlags; SCO Options Flags:
                           BitO Allow Close Range Optimization
                                Is EDR capable or Not
                           Bit1
                                IS Co-located Bt role Master
                           Bit2
                                 Firmware determines the periodicity of SCO
                           Bit3
OCh A UINT32 4 linkId (applicable to STE-BT - not used)
----- BTCOEX PSPOLLMODE SCO CONFIG scoPspollConfig;
10h A UINT32 4 scoCyclesForceTrigger (Number SCO cycles after which
                 force a pspoll, default=10)
14h A UINT32 4 scoDataResponseTimeout (Timeout Waiting for Downlink pkt
                 in response for ps-poll, default=20 ms)
18h A UINT32 4 scoStompDutyCyleVal (not implemented)
1Ch A UINT32 4 scoStompDutyCyleMaxVal (not implemented)
20h A UINT32 4 scoPsPollLatencyFraction (Fraction of idle period, within
                 which additional ps-polls can be gueued
                   1 - 1/4 of idle duration
                   2 - 1/2 of idle duration
                   3 - 3/4 of idle duration
                   default=2 (1/2)
      ------ BTCOEX OPTMODE SCO CONFIG scoOptModeConfig;
24h A UINT32 4 scoStompCntIn100ms (max number of SCO stomp in 100ms
```

```
allowed in opt mode. If exceeds the configured value,
                    switch to ps-poll mode, default=3)
 28h A UINT32 4 scoContStompMax (max number of continous stomp allowed in
                    opt mode. if excedded switch to pspoll mode, default=3)
 2Ch A UINT32 4 scoMinlowRateMbps (Low rate threshold)
 30h A UINT32 4 scoLowRateCnt (number of low rate pkts (< scoMinlowRateMbps)
                    allowed in 100 ms. If exceeded switch/stay to ps-poll mode,
                    lower stay in opt mode, default=36)
 34h A UINT32 4 scoHighPktRatio "(Total Rx pkts in 100 ms + 1)/((Total tx
                    pkts in 100 ms - No of high rate pkts in 100 ms) + 1) in
                    100 ms"
                    if exceeded switch/stay in opt mode and if lower
                    switch/stay in pspoll mode.
                    default=5 (80% of high rates)
 38h A UINT32 4 scoMaxAggrSize (Max number of Rx subframes allowed in this
                   mode. (Firmware re-negogiates max number of aggregates if
                    it was negogiated to higher value, default=1,
                    Recommended value Basic rate headsets = 1, EDR (2-EV3) =4.
  ----- BTCOEX WLANSCAN SCO CONFIG scoWlanScanConfig;
  3Ch A UINT32 4 scanInterval;
 40h A UINT32 4 maxScanStompCnt;
Configure SCO parameters. These parameters would be used whenever firmware is indicated of (e)SCO profile on bluetooth (via
WMI SET BTCOEX BT OPERATING STATUS CMD).
Configration of BTCOEX SCO CONFIG data structure are common configuration and applies ps-poll mode and opt mode.
Ps-poll Mode - Station is in power-save and retrieves downlink data between sco gaps.
Opt Mode - station is in awake state and access point can send data to station any time.
BTCOEX PSPOLLMODE SCO CONFIG - Configuration applied only during ps-poll mode.
BTCOEX OPTMODE SCO CONFIG - Configuration applied only during opt mode.
 Aliases for "scoFlags":
 #define WMI SCO CONFIG FLAG ALLOW OPTIMIZATION (1 << 0)
 #define WMI SCO CONFIG FLAG IS EDR CAPABLE
                                                   (1 << 1)
 #define WMI SCO CONFIG FLAG IS BT MASTER
                                                   (1 << 2)
 #define WMI SCO CONFIG FLAG FW DETECT OF PER
                                                   (1 << 3)
WMIcmd(F02Dh) - WMI SET BTCOEX A2DP CONFIG CMD
Parameters:
 ----- BTCOEX A2DP CONFIG a2dpConfig;
 00h A UINT32 4 a2dpFlags; 2DP Option flags:
                                Bit0
                                      Allow Close Range Optimization
                                     IS EDR capable
                                Bit1
                                      IS Co-located Bt role Master
                                Bit2
                                Bit3
                                       a2dp traffic is high priority
```

```
Fw detect the role of bluetooth.
                                Bit4
  04h A UINT32 4 linkId (Applicable only to STE-BT - not used)
            ----- BTCOEX PSPOLLMODE A2DP CONFIG a2dppspollConfig;
  08h A UINT32 4 a2dpWlanMaxDur (MAX time firmware uses the medium for
                    wlan, after it identifies the idle time, default=30 ms)
      A UINT32 4 a2dpMinBurstCnt (Minimum number of bluetooth data frames
                    to replenish Wlan Usage limit, default=3)
  10h A UINT32 4 a2dpDataRespTimeout (Max duration firmware waits for
                    downlink by stomping on bluetooth after ps-poll is
                    acknowledged, default=20 ms)
                  BTCOEX OPTMODE A2DP CONFIG a2dpOptConfig;
  14h A UINT32 4 a2dpMinlowRateMbps (Low rate threshold)
 18h A UINT32 4 a2dpLowRateCnt (number of low rate pkts
                    (<a2dpMinlowRateMbps) allowed in 100 ms.
                    If exceeded switch/stay to ps-poll mode, lower stay in
                    opt mode, default=36)
 1Ch A UINT32 4 a2dpHighPktRatio "(Total Rx pkts in 100 ms + 1)/
                    ((Total tx pkts in 100 ms - No of high rate pkts in 100 ms)
                                        if exceeded switch/stay in opt mode and
                    + 1) in 100 ms",
                    if lower switch/stay in pspoll mode.
                    default=5 (80% of high rates)
  20h A UINT32 4 a2dpMaxAggrSize (Max number of Rx subframes allowed in this
                    mode. (Firmware re-negogiates max number of aggregates if
                    it was negogiated to higher value, default=1.
                    Recommended value Basic rate headsets = 1, EDR (2-EV3) =8)
  24h A UINT32 4 a2dpPktStompCnt (number of a2dp pkts that can be stomped
                    per burst, default=6)
Configure A2DP profile parameters. These parameters would be used whenver firmware is indicated of A2DP profile on bluetooth (via
WMI SET BTCOEX BT OPERATING STATUS CMD).
Configuration of BTCOEX A2DP CONFIG data structure are common configuration and applies to ps-poll mode and opt mode.
Ps-poll Mode - Station is in power-save and retrieves downlink data between a2dp data bursts.
Opt Mode - station is in power save during a2dp bursts and awake in the gaps.
BTCOEX PSPOLLMODE A2DP CONFIG - Configuration applied only during ps-poll mode.
BTCOEX OPTMODE A2DP CONFIG - Configuration applied only during opt mode.
  Aliases for "a2dpFlags":
  #define WMI A2DP CONFIG FLAG ALLOW OPTIMIZATION
                                                      (1 << 0)
  #define WMI A2DP CONFIG FLAG IS EDR CAPABLE
                                                      (1 << 1)
  #define WMI A2DP CONFIG FLAG IS BT ROLE MASTER
                                                      (1 << 2)
 #define WMI A2DP CONFIG FLAG IS A2DP HIGH PRI
                                                      (1 << 3)
  #define WMI A2DP CONFIG FLAG FIND BT ROLE
                                                      (1 << 4)
```

WMIcmd(F02Eh) - WMI SET BTCOEX ACLCOEX CONFIG CMD

Parameters:

```
----- BTCOEX ACLCOEX CONFIG aclCoexConfig;
00h A UINT32 4 aclWlanMediumDur (Wlan usage time during Acl (non-a2dp)
                coexistence, default=30 ms)
04h A UINT32 4 aclBtMediumDur (Bt usage time during acl coexistence,
                default=30 ms)
08h A UINT32 4 aclDetectTimeout (BT activity observation time limit.
                In this time duration, number of bt pkts are counted.
                If the Cnt reaches "aclPktCntLowerLimit" value for
                "aclIterToEnableCoex" iteration continuously, firmware gets
                into ACL coexistence mode. Similarly, if bt traffic count
                during ACL coexistence has not reached "aclPktCntLowerLimit"
                continuously for "aclIterToEnableCoex", then ACL coexistence
                is disabled, default=100 ms)
               aclPktCntLowerLimit (Acl Pkt Cnt to be received in duration
OCh A UINT32 4
                of "aclDetectTimeout" for "aclIterForEnDis" times to
                enabling ACL coex. Similar logic is used to disable acl
                coexistence. (If "aclPktCntLowerLimit" cnt of acl pkts
                are not seen by the for "aclIterForEnDis" then acl
                coexistence is disabled), default=10)
10h A UINT32 4 aclIterForEnDis (number of Iteration of
                 "aclPktCntLowerLimit" for Enabling and Disabling Acl
                 Coexistence, default=3)
14h A UINT32 4 aclPktCntUpperLimit (This is upperBound limit, if there is
                 more than "aclPktCntUpperLimit" seen in "aclDetectTimeout",
                 ACL coexistence is enabled right away, default=15)
18h A UINT32 4 aclCoexFlags A2DP Option flags:
                              BitO Allow Close Range Optimization
                              Bit1 disable Firmware detection
                    (Currently supported configuration is aclCoexFlags=0)
1Ch A UINT32 4 linkId:
                                 ;Applicable only for STE-BT - not used
----- BTCOEX PSPOLLMODE ACLCOEX CONFIG aclCoexPspollConfig;
20h A UINT32 4 aclDataRespTimeout (Max duration firmware waits for downlink
                 by stomping on bluetooth after ps-poll is acknowledged,
                 default=20 ms)
----- BTCOEX OPTMODE ACLCOEX CONFIG aclCoexOptConfig;
24h A UINT32 4 aclCoexMinlowRateMbps ;\
28h A UINT32 4 aclCoexLowRateCnt
2Ch A UINT32 4 aclCoexHighPktRatio
                                            ; Not implemented yet
30h A UINT32 4 aclCoexMaxAggrSize
34h A_UINT32 4 aclPktStompCnt
```

Configure non-A2dp ACL profile parameters. The starts of ACL profile can either be indicated via WMI_SET_BTCOEX_BT_OPERATING_STATUS_CMD or enabled via firmware detection which is configured via "aclCoexFlags".

Configration of BTCOEX ACLCOEX CONFIG data structure are common configuration and applies ps-poll mode and opt mode.

```
Ps-poll Mode - Station is in power-save and retrieves downlink data during wlan medium.
```

Opt Mode - station is in power save during bluetooth medium time and awake during wlan duration.

```
(Not implemented yet) (uh, what?)
```

BTCOEX PSPOLLMODE ACLCOEX CONFIG - Configuration applied only during ps-poll mode.

BTCOEX OPTMODE ACLCOEX CONFIG - Configuration applied only during opt mode.

```
Aliases for "aclCoexFlags":
```

```
#define WMI_ACLCOEX_FLAGS_ALLOW_OPTIMIZATION (1 << 0)
```

#define WMI_ACLCOEX_FLAGS_DISABLE_FW_DETECTION (1 << 1)</pre>

WMIcmd(F02Fh) - WMI SET BTCOEX BTINQUIRY PAGE CONFIG CMD

Parameters:

```
00h A_UINT32 4 btInquiryDataFetchFrequency (The frequency of querying the AP for data (via pspoll) is configured by this parameter, default=10 ms)
```

04h A_UINT32 4 protectBmissDurPostBtInquiry (The firmware will continue to be in inquiry state for configured duration, after inquiry completion. This is to ensure other bluetooth transactions (RDP, SDP profiles, link key exchange, etc.) goes through smoothly without wifi stomping, default=10 secs)

08h A_UINT32 4 maxpageStomp (Applicable only for STE-BT interface.
Currently not used)

OCh A UINT32 4 btInquiryPageFlag (Not used)

Configuration parameters during bluetooth inquiry and page. Page configuration is applicable only on interfaces which can distinguish page (applicable only for ePTA - STE bluetooth).

Bluetooth inquiry start and end is indicated via WMI_SET_BTCOEX_BT_OPERATING_STATUS_CMD. During this the station will be power-save mode.

WMIcmd(F030h) - WMI SET BTCOEX DEBUG CMD

Parameters:

```
00h A_UINT32 4 btcoexDbgParam1 ;\
04h A_UINT32 4 btcoexDbgParam2 ; Used for firmware development
08h A_UINT32 4 btcoexDbgParam3 ; and debugging
0Ch A_UINT32 4 btcoexDbgParam4 ;
10h A_UINT32 4 btcoexDbgParam5 ;/
```

WMIcmd(F031h) - WMI SET BTCOEX BT OPERATING STATUS CMD

Parameters:

```
00h A_UINT32 4 btProfileType (1=SCO, 2=A2DP, 3=INQUIRY_PAGE, 4=ACLCOEX)
04h A_UINT32 4 btOperatingStatus ;aka BT_STREAM_STATUS on AR6002 ?
08h A_UINT32 4 btLinkId
WMI_BTCOEX_BT_PROFILE values:
WMI_BTCOEX_BT_PROFILE_SCO = 1
```

```
WMI BTCOEX BT PROFILE A2DP
 WMI BTCOEX BT PROFILE INQUIRY PAGE = 3
 WMI BTCOEX BT PROFILE ACLCOEX
This command is probably equivalent to WMI SET BT STATUS CMD on AR6002.
WMIcmd(F032h) - WMI GET BTCOEX STATS CMD ; reply WMI REPORT BTCOEX STATS EVENT
Parameters:
 Unknown (none?)
WMIcmd(F033h) - WMI GET BTCOEX CONFIG CMD ; reply WMI REPORT BTCOEX CONFIG EV.
Parameters:
 00h A UINT32 4 btProfileType (1=SCO, 2=A2DP, 3=INQUIRY PAGE, 4=ACLCOEX)
 04h A UINT32 4 linkId (not used) (reserved/dummy?)
Command to firmware to get configuration parameters of the bt profile reported via WMI BTCOEX CONFIG EVENTID.
WMIevent(1029h, or formerly 1028h, or 1027h) - WMI REPORT BTCOEX CONFIG EVENT
Event Data:
 00h A UINT32 4 btProfileType (1=SCO, 2=A2DP, 3=INOUIRY PAGE, 4=ACLCOEX)
 04h A UINT32 4 linkId (not used)
     PREPACK union -- below are same as parameters from corresponding CMD's:
 08h .. WMI SET BTCOEX SCO CONFIG CMD
                                                 scoConfigCmd;
 08h .. WMI SET BTCOEX A2DP CONFIG CMD
                                                 a2dpConfigCmd;
 08h .. WMI SET BTCOEX ACLCOEX CONFIG CMD
                                                 aclcoexConfig;
 08h .. WMI_SET_BTCOEX_BTINQUIRY PAGE_CONFIG_CMD_btinquiryPageConfigCmd;
Event from firmware to host, sent in response to WMI GET BTCOEX CONFIG CMD.
WMIevent(1028h, or formerly 1027h, or 1026h) - WMI REPORT BTCOEX STATS EVENT
Event Data:
  ----- BTCOEX GENERAL STATS coexStats;
 00h A UINT32 4 highRatePktCnt;
 04h A UINT32 4 firstBmissCnt;
 08h A UINT32 4 psPollFailureCnt;
 OCh A UINT32 4 nullFrameFailureCnt;
 10h A UINT32 4 optModeTransitionCnt;
  ----- BTCOEX SCO STATS scoStats;
 14h A UINT32 4 scoStompCntAvg;
 18h A UINT32 4 scoStompIn100ms;
 1Ch A UINT32 4 scoMaxContStomp;
 20h A UINT32 4 scoAvgNoRetries;
 24h A UINT32 4 scoMaxNoRetriesIn100ms;
      ----- BTCOEX A2DP STATS a2dpStats;
 28h A UINT32 4 a2dpBurstCnt;
```

Used for firmware development and debugging.

Names: WMI_GET_BTCOEX_STATS aka WMI_REPORT_BTCOEX_STATS_EVENT aka WMI_REPORT_BTCOEX_BTCOEX_STATS_EVENT

DSi Atheros Wifi - Unimplemented WMI DataSet Functions

Not implemented in DSi.

The "DataSet" feature allows the firmware to read external data from host memory for whatever purpose (maybe intended for cases where the wifi board doesn't contain an EEPROM, or for cases where Xtensa RAM/ROM is too small to hold the whole firmware, or just to make it easier to modify data for testing/debugging).

For the "DataSet" stuff, the normal Command/Response flow is reversed: the firmware does send an EVENT to request data, and the host must respond by a REPLY CMD (except for the CLOSE EVENT, which requires no reply).

WMIevent(1010h:3001h) - WMIX DSETOPENREQ EVENT

```
00h A_UINT32 4    dset_id         ;-ID of requested DataSet (see "dsetid.h")
04h A_UINT32 4    targ_dset_handle ;\to be echo'ed in REPLY_CMD
08h A_UINT32 4    targ_reply_fn    ; (host doesn't need to deal with this)
0Ch A_UINT32 4    targ_reply_arg ;/
```

DataSet Open Request Event. The host should open the DataSet and send a WMIX_DSETOPEN_REPLY_CMD.

WMIevent(1010h:3003h) - WMIX DSETDATAREQ EVENT

```
access cookie
00h A UINT32 4
                                  :-some kind of "filehandle" on host side
04h A UINT32 4
                  offset
                                   ;\source offset & length of requested data
08h A UINT32 4
                 length
OCh A UINT32 4
                 targ buf
                                   ;\to be echo'ed in REPLY CMD
                                  ; (host doesn't need to \overline{d}eal with this)
10h A UINT32 4
                 targ reply fn
14h A UINT32 4
                 targ reply arg
```

DataSet Data Request Event. The host should send the requested data via WMIX_DSETDATA_REPLY_CMD.

WMIevent(1010h:3002h) - WMIX DSETCLOSE EVENT

```
00h A_UINT32 4 access_cookie ;-some kind of "filehandle" on host side
```

DataSet Close Event. The host should close the DataSet (and doesn't need to send any REPLY CMD).

WMIcmd(002Eh:2001h) - WMIX DSETOPEN REPLY CMD

```
;-what status ?
00h A UINT32 4
                 status
                targ dset handle ;\
04h A UINT32 4
08h A UINT32 4
                targ reply fn
                                  ; to be echo'ed from open EVENT
OCh A UINT32 4
                targ reply arg
                                  ;-some kind of "filehandle" on host side
10h A UINT32 4
                 access cookie
14h A UINT32 4
                 size
                                  ;-what size ?
18h A UINT32 4 version
                                  ;-what version ?
```

This REPLY_CMD should be send in response to WMIX_DSETOPENREQ_EVENTs.

WMIcmd(002Eh:2002h) - WMIX DSETDATA REPLY CMD

```
00h A_UINT32 4 status ;-what status ?
04h A_UINT32 4 targ_buf ;\
08h A_UINT32 4 targ_reply_fn ; to be echo'ed from data EVENT
0Ch A_UINT32 4 targ_reply_arg ;/
10h A_UINT32 4 length ;\requested data
14h A_UINT8 LEN_buf[length] ;/
```

This REPLY_CMD should be send in response to WMIX_DSETDATAREQ_EVENTs.

DSi Atheros Wifi - Unimplemented WMI AP Mode Functions

AP Mode

Whatever that is... probably something where the AR600x acts as Access Point (AP) for other Stations (STA).

AP Mode definitions

```
Changing the following values needs compilation of both driver and firmware.

AP MAX NUM STA = 4 ; for old AR6002 REV2 version
```

```
AP MAX NUM STA = 10 ; for newer versions
                = 3 ;Maximum no. of virtual interface supported
NUM DEV
                = (AP MAX NUM STA + NUM DEV)
NUM CONN
AP ACL SIZE
                     = 10
IEEE80211 MAX IE
                     = 256
                               ;Spl. AID used to set DTIM flag in the beacons
MCAST AID
                     = 0FFh
DEF A\overline{P} COUNTRY CODE = "US"
DEF AP WMODE G
                     = WMI 11G MODE
                     = WMI \overline{11AG} MODE
DEF AP WMODE AG
DEF AP DTIM
DEF \overline{BEACON} INTERVAL = 100
```

```
AP DISCONNECT STA LEFT
                           = 101 ;\
 AP DISCONNECT FROM HOST
                           = 102 ;
 AP DISCONNECT COMM TIMEOUT = 103
                                 ; AP mode disconnect reasons
 AP DISCONNECT MAX STA
                           = 104
                                 ; (101..107 decimal):
                           = 105
 AP DISCONNECT ACL
 AP DISCONNECT STA ROAM
                           = 106
 AP DISCONNECT DFS CHANNEL = 107 ;/
WMIcmd(F00Bh) - WMI AP HIDDEN SSID CMD ï
Parameters:
 00h A UINT8 1 hidden ssid;
#define HIDDEN SSID FALSE = 0
#define HIDDEN SSID TRUE = 1
WMIcmd(F00Ch) - WMI AP SET NUM STA CMD aka WMI AP NUM STA CMD
Parameters:
 00h A_UINT8 1 num_sta;
WMIcmd(F00Dh) - WMI AP ACL POLICY CMD
Parameters:
 00h A UINT8 1 policy;
#define AP ACL DISABLE
                               = 00h
#define AP ACL ALLOW MAC
                               = 01h
#define AP ACL DENY MAC
                               = 02h
#define AP ACL RETAIN LIST MASK = 80h
WMIcmd(F00Eh) - WMI AP ACL MAC LIST CMD aka WMI AP ACL MAC CMD
Parameters:
 00h A UINT8 1 action;
 01h A UINT8 1
                  index;
                  mac[ATH MAC LEN];
 02h A UINT8 6
 08h A UINT8 1 wildcard;
ADD MAC ADDR = 1
DEL MAC ADDR = 2
There is also a "WMI AP ACL" structure with unknown purpose (maybe internally used in Xtensa memory or whatever):
 A UINT16 2
              index;
 A UINT8 ... acl mac[AP ACL SIZE][ATH MAC LEN];
 A UINT8 .. wildcard[AP ACL SIZE];
 A UINT8 1
              policy;
```

WMIcmd(F00Fh) - WMI_AP_CONFIG_COMMIT_CMD

```
WMIcmd(F010h) - WMI AP SET MLME CMD
Parameters:
 00h A UINT8 6 mac[ATH MAC LEN];
 06h A UINT16 2 reason;
                                   /* 802.11 reason code
 08h A UINT8 1 cmd;
                                   /* operation to perform
MLME Commands (aka above "cmd"):
 WMI AP MLME ASSOC 1 /* associate station
 WMI_AP_DISASSOC
                      2 /* disassociate station
 WMI AP DEAUTH
                       3 /* deauthenticate station
 WMI AP MLME AUTHORIZE 4 /* authorize station
 WMI AP MLME UNAUTHORIZE 5 /* unauthorize station
WMIcmd(F011h) - WMI AP SET PVB CMD
Parameters:
 00h A B00L 4 flag;
 04h A UINT16 2 rsvd;
 06h A UINT16 2 aid;
WMIcmd(F012h) - WMI AP CONN INACT CMD
Parameters:
 00h A UINT32 4 period;
WMIcmd(F013h) - WMI AP PROT SCAN TIME CMD
Parameters:
 00h A UINT32 4 period min;
 04h A UINT32 4 dwell ms;
WMIcmd(F014h) - WMI AP SET COUNTRY CMD ;aka formerly WMI SET COUNTRY CMD
Parameters:
 00h A UCHAR 3 countryCode[3];
WMI DISABLE REGULATORY CODE = "FF" ;uh, are that THREE chars?
WMIcmd(F015h) - WMI AP SET DTIM CMD
Parameters:
 00h A UINT8 1 dtim;
WMIcmd(F016h or N/A) - WMI AP MODE STAT CMD
Parameters:
```

Create PDF in your applications with the Pdfcrowd HTML to PDF API

```
Unknown (if any)
Reply:
  Unknown (if any)
There is an "WMI AP MODE STAT" structure (said to be an event, although there is no WMIevent(xxxxh) number defined for it anywhere) (and, the "action"
entry sounds more like an command/parameter than like an event/response?):
WMI AP MODE STAT structure:
  00h A UINT32
                           action;
                           sta[AP MAX NUM STA];
  04h WMI PER STA STAT
Mysterious values (probably for the "action" entry:
  AP GET STATS
  AP CLEAR STATS = 1
WMI PER STA STAT structure (for the "sta" entries):
  00h A UINT32 tx bytes;
  04h A UINT32 tx pkts;
  08h A UINT32 tx error;
  OCh A UINT32 tx discard;
  10h A UINT32 rx bytes;
  14h A UINT32 rx pkts;
  18h A UINT32 rx error;
  1Ch A UINT32 rx discard;
  20h A UINT32 aid;
WMIcmd(F027h or N/A) - WMI AP SET 11BG RATESET CMD
Parameters:
  00h A UINT8 1 rateset;
 AP 11BG RATESET1
                     = 1
 AP 11BG RATESET2
                     = 2
 DEF AP 11BG RATESET = AP 11BG RATESET1
WMIcmd(F05Ah or F059h or N/A) - WMI AP SET APSD CMD
Parameters:
  00h A UINT8 1 enable;
WMI AP APSD DISABLED = 0
WMI AP APSD ENABLED = 1
WMIcmd(F05Bh or F05Ah or N/A) - WMI AP APSD BUFFERED TRAFFIC CMD
Parameters:
```

WMI AP APSD BUFFERED TRAFFIC FLAGS values (only one defined)

00h A_UINT16 2 aid; 02h A_UINT16 2 bitmap; 04h A_UINT32 4 flags;

```
WMI_AP_APSD_NO_DELIVERY_FRAMES_FOR_THIS_TRIGGER = 01h
```

WMIcmd(F06Eh or N/A) - WMI AP JOIN BSS CMD

Unknown/undocumented (some new command, invented in 2012 or so).

WMIevent(?) - WMI AP MODE STAT EVENT ; reply to WMI AP MODE STAT CMD?

Maybe there is an event/reply for the "WMI AP MODE STAT CMD" command (see above).

WMIevent(101Ch) - WMI PSPOLL EVENT ;aka WMI PS POLL EVENT ;AP mode related?

Event Data:

00h A UINT16 2 aid;

Whatever. Said to be an "AP mode event".

DSi Atheros Wifi - Unimplemented WMI DFS Functions

```
WMIcmd(F034h) - WMI SET DFS ENABLE CMD ;aka WMI SET DFS CMD maybe?
```

WMIcmd(F035h) - WMI SET DFS MINRSSITHRESH CMD ;aka WMI SET DFS CMD too ??

WMIcmd(F036h) - WMI SET DFS MAXPULSEDUR CMD ;aka WMI SET DFS CMD too ??

Parameters:

Unknown (maybe WMI_SET_DFS_CMD structure?)

There is a "WMI_SET_DFS_CMD" structure defined:

00h A UINT8 1 enable;

Maybe that structure is meant to be used with one of the WMI_SET_DFS_xxx_CMD commands, or maybe it's even meant to be used with ALL of that THREE commands.

XXX see file "dfs common.h"

WMIcmd(F037h) - WMI_DFS_RADAR_DETECTED_CMD ;aka WMI_RADAR_DETECTED_CMD

Parameters:

```
00h A_UINT16 2 chan_index;
02h A INT8 1 bang radar;
```

WMIevent(102Bh) - WMI DFS HOST ATTACH EVENT

Event Data:

```
00h A UINT64 8 ext chan busy ts;
```

08h A UINT8 1 enable ar;

09h A_UINT8 1 enable_radar;

```
WMIevent(102Ch) - WMI DFS HOST INIT EVENT
Event Data:
 00h A UINT32 4 dfs domain;
WMIevent(102Dh) - WMI DFS RESET DELAYLINES EVENT
WMIevent(102Eh) - WMI DFS RESET RADARQ EVENT
WMIevent(102Fh) - WMI DFS RESET AR EVENT
WMIevent(1030h) - WMI DFS RESET ARQ EVENT
WMIevent(1031h) - WMI DFS SET DUR MULTIPLIER EVENT
WMIevent(1032h) - WMI DFS SET BANGRADAR EVENT
WMIevent(1033h) - WMI DFS SET DEBUGLEVEL EVENT
Event Data:
 Unknown (if any) (not defined in file "dfs common.h")
WMIevent(1034h) - WMI DFS PHYERR EVENT
Event Data:
 00h A UINT8
                      1
                            num events;
 01h dfs event info ..
                           ev info[WMI DFS EVENT MAX BUFFER SIZE];
WMI DFS EVENT MAX BUFFER SIZE = ((255)/sizeof(struct dfs event info))
Format of the above "dfs event info" structure:
 00h A UINT64 8 full ts; /* 64-bit full timestamp from interrupt time
 08h A UINT32 4 ts; /* Original 15 bit recv timestamp
 OCh A UINT32 4 ext chan busy; /* Ext chan busy %
 10h A_UINT8 1 rssi; /* rssi of radar event
11h A_UINT8 1 dur; /* duration of radar pulse
 12h A UINT8 1 chanindex; /* Channel of event
 13h A UINT8 1 flags;
Values for "flags":
 PRIMARY CH = 0 ;\flags.bit0
 EXT CH
           = 1 ;/
 AR \overline{EVENT} = 0 ;\flags.bit1
 DFS EVENT = 2;/
Some more DFS related constants (unknown purpose):
 DFS UNINIT DOMAIN = 0
                           :Uninitialized dfs domain
 DFS FCC DOMAIN
                   = 1
                          ;FCC3 dfs domain
                 = 2
 DFS ETSI DOMAIN
                          ;ETSI dfs domain
 DFS MKK4 DOMAIN = 3
                           ;Japan dfs domain
                           ; rounded from 131.25=(105*1.25)
 MAX BIN5 DUR
                   = 131
                                                            ;DFS related
 TRAFFIC DETECTED = 1
                           ;whatever
                                                            ;DFS related
 ATH DEB\overline{U}G DFS = 00000100h ;Minimal DFS debug
                                                      ;\
```

```
ATH_DEBUG_DFS1 = 00000200h ;Normal DFS debug ; should match the ATH_DEBUG_DFS2 = 00000400h ;Maximal DFS debug ; table from if_ath.c ATH_DEBUG_DFS3 = 00000800h ;matched filterID display ;/
```

DSi Atheros Wifi - Unimplemented WMI P2P Functions

```
P2P module definitions
P2P SSID structure:
 0\overline{0}h A UINT8 1
                    ssidLength;
 01h A UINT8 20h ssid[WMI MAX SSID LEN];
WMIcmd(F038h) - WMI P2P SET CONFIG CMD
Parameters:
 00h A UINT8 1 go_intent;
 01h A UINT8 3 country[3];
 04h A UINT8 1 reg class;
 05h A UINT8 1 listen channel;
 06h A UINT8 1 op reg class;
 07h A_UINT8 1 op channel;
 09h A UINT16 2 config methods;
WMIcmd(F039h) - WMI WPS SET CONFIG CMD; P2P related
Parameters:
 00h device type tuple 4
                             pri dev type;
                            //A UINT8 pri device type[8];
      outcommented? 0
 04h device type tuple 4*5 sec dev type[MAX P2P SEC DEVICE TYPES];
                            uuid[WPS ÚUID LEN];
 18h A UINT8
                       10h
 28h A UINT8
                            device name[WPS MAX DEVNAME LEN];
                       20h
                             dev name len;
 48h A UINT8
                       1
"device type tuple" structure (4 bytes):
 00h A UINT16 2 cateq;
 02h A UINT16 2 sub categ;
MAX P2P SEC DEVICE TYPES = 5
WPS UUID LEN = 16
WPS MAX DEVNAME LEN = 32
```

WMIcmd(F03Ah) - WMI_SET_REQ_DEV_ATTR_CMD ;P2P related

Parameters:

```
00h device type tuple 4
                             pri dev type;
 04h device type tuple 4*5
                             sec dev type[MAX P2P SEC DEVICE TYPES];
                        6
                             device addr[ATH MAC LEN];
 18h A UINT8
WMIcmd(F03Bh) - WMI P2P FIND CMD
Parameters:
typedef PREPACK struct {
 00h A UINT32 4
                     timeout:
                           ;A UINTx or so? ;aka WMI P2P DISC TYPE
 04h A ENUM
                     type;
WMI P2P DISC TYPE values:
 WMI P2P FIND START WITH FULL = Unknown (0 or 1 or so)
 WMI P2P FIND ONLY SOCIAL
                             = WMI P2P FIND START WITH FULL+1
 WMI P2P FIND PROGRESSIVE
                             = WMI P2P FIND START WITH FULL+2
WMIcmd(F03Ch) - WMI P2P STOP FIND CMD
Parameters:
 Unknown (none?)
WMIcmd(F03Dh) - WMI P2P GO NEG START CMD
Parameters:
 00h A UINT16 2
                   listen freg;
 02h A UINT16 2
                   force freq;
 04h A UINT16 2
                   go oper freg;
 06h A UINT8 1
                   dialog token;
                   peer addr[ATH MAC LEN];
 07h A UINT8 6
                   own interface addr[ATH MAC LEN];
 ODh A UINT8 6
 13h A UINT8 6
                   member in go dev[ATH MAC LEN];
 19h A UINT8 1
                   go dev dialog token;
 1Ah P2P SSID 21h peer go ssid;
 3Bh A UINT8 1
                  wps method;
 3Ch A UINT8 1
                   dev capab;
 3Dh A INT8
               1
                   go intent;
 3Eh A UINT8 1
                   persistent grp;
WMIcmd(F03Eh) - WMI P2P LISTEN CMD
Parameters:
 00h A UINT32 4
                   timeout;
WMIcmd(F050h or F053h) - WMI P2P GO NEG REQ RSP CMD
Parameters:
 000h A UINT16 2
                     listen freq;
```

```
002h A UINT16 2
                     force freq;
  004h A UINT8 1
                     status;
 005h A INT8
                1
                     go intent;
 006h A UINT8 200h wps buf[512];
 206h A UINT16 2
                     wps buflen;
 208h A UINT8 200h p2p buf[512];
 408h
      A UINT16 2
                     p2p buflen;
      A UINT8 1
 40Ah
                     dialog token;
 40Bh A UINT8 1
                     wps method;
 40Ch A UINT8 1
                     persistent grp;
 40Dh A UINT8 6
                     sa[ATH MAC LEN];
WMIcmd(F051h or F054h) - WMI P2P GRP INIT CMD
Parameters:
 00h A UINT8 1 persistent_group;
 01h A UINT8 1 group formation;
WMIcmd(F052h or F055h) - WMI P2P GRP FORMATION DONE CMD
Parameters:
 00h A UINT8 6 peer addr[ATH MAC LEN];
 06h A_UINT8 1 grp_formation_status;
WMIcmd(F053h or F056h) - WMI P2P INVITE CMD
Parameters:
 00h A ENUM ..
                    role; ;A UINTx or so? ;WMI P2P INVITE ROLE
      A UINT16 2
                    listen freg;
      A UINT16 2
                    force freq;
      A UINT8 1
                    dialog token;
                    peer addr[ATH MAC LEN];
      A UINT8 6
                    bssid[ATH MAC LEN];
      A UINT8 6
                    go dev addr[ATH MAC LEN];
      A UINT8 6
      P2P SSID 21h ssid:
      A UINT8 1
                    is persistent;
      A UINT8 1
                    wps method;
WMI P2P INVITE ROLE values:
 WMI P2P INVITE ROLE GO
                              = Unknown (0 or 1 or so)
 WMI P2P INVITE ROLE ACTIVE GO = WMI P2P INVITE ROLE GO+1
 WMI P2P INVITE ROLE CLIENT
                              = WMI P2P INVITE ROLE G0+2
WMIcmd(F054h or F057h) - WMI P2P INVITE REQ RSP CMD
Parameters:
 000h A UINT16 2
                     force freq;
```

Create PDF in your applications with the Pdfcrowd HTML to PDF API

```
002h A UINT8 1
                     status;
  003h A UINT8 1
                     dialog token;
 004h A UINT8 200h p2p buf[512];
  204h A UINT16 2
                     p2p buflen;
 206h A UINT8 1
                     is go;
 207h A_UINT8 6
                     group_bssid[ATH_MAC_LEN];
WMIcmd(F055h or F058h) - WMI P2P PROV DISC REQ CMD
Parameters:
 00h A UINT16 2
                    wps method;
 02h A UINT16 2
                    listen freq;
 04h A UINT8 1
                    dialog token;
 05h A UINT8 6
                    peer[ATH MAC LEN];
 OBh A UINT8 6
                    go dev addr[ATH MAC LEN];
 11h \overline{P2P} SSID 21h
                    go oper ssid;
WMIcmd(F056h or F059h) - WMI P2P SET CMD
Parameters:
 00h A UINT8 1
                    config id;
                                  /* set to one of WMI P2P CONF ID */
When config id=1=WMI P2P CONFID LISTEN CHANNEL ; WMI P2P LISTEN CHANNEL
 01h A UINT8 1
                    reg class;
 02h A UINT8 1
                    listen channel;
 When config id=2=WMI P2P CONFID CROSS CONNECT
                                                ;WMI P2P SET CROSS CONNECT
 01h A UINT8 1
                    flag;
When config id=3=WMI P2P CONFID SSID POSTFIX
                                                ;WMI P2P SET SSID POSTFIX
 01h A UINT8 17h ssid postfix[WMI_MAX_SSID_LEN-9];
 18h A UINT8 1
                    ssid postfix len;
When config id=4=WMI P2P CONFID INTRA BSS
                                                ;WMI P2P SET INTRA BSS
 01h A UINT8 1
                    flag;
When config id=5=WMI P2P CONFID CONCURRENT MODE ; WMI P2P SET CONCURRENT MODE
                    flag;
 01h A UINT8 1
When config id=6=WMI P2P CONFID GO INTENT
                                                ;WMI P2P SET GO INTENT
 01h A UINT8 1
                    value:
 When config id=7=WMI P2P CONFID DEV NAME
                                                ;WMI P2P SET DEV NAME
 01h A UINT8 20h dev name[WPS MAX DEVNAME LEN];
 21h A UINT8 1
                    dev name len;
WMIcmd(F05Bh or F05Ch) - WMI P2P SDPD TX CMD
Parameters:
  000h A UINT8 1
                     type;
 001h A UINT8 1
                     dialog token;
 002h A UINT8 1
                     frag id;
```

/* alignment */

reserved1;

003h A UINT8 1

```
peer addr[ATH MAC LEN];
 004h A UINT8 6
 00Ah A UINT16 2
                     freq;
 00Ch A UINT16 2
                     status code;
 00Eh A UINT16 2
                     comeback delay;
 010h A UINT16 2
                     tlv length;
 012h A UINT16 2
                     update indic;
 014h A UINT16 2
                     total length;
 016h A UINT16 2
                     reserved2;
                                       /* future */
 018h A UINT8 400h tlv[WMI P2P MAX TLV LEN];
WMI P2P SDPD TYPE values:
 WMI P2P SD TYPE GAS INITIAL REQ
                                  = 01h
 WMI P2P SD TYPE GAS INITIAL RESP = 02h
 WMI P2P SD TYPE GAS COMEBACK REQ = 03h
 WMI P2P SD TYPE GAS COMEBACK RESP = 04h
 WMI P2P PD TYPE RESP
                                  = 05h
 WMI P2P SD TYPE STATUS IND
                                  = 06h
WMI P2P SDPD TRANSACTION STATUS values:
 WMI P2P SDPD TRANSACTION PENDING = 01h
 WMI P2P SDPD TRANSACTION COMP
                                  = 02h
WMI P2P MAX TLV LEN = 1024
WMIcmd(F05Ch or F05Dh) - WMI P2P STOP SDPD CMD
Parameters:
 Unknown (none?)
WMIcmd(F05Dh or F05Eh) - WMI P2P CANCEL CMD
Parameters:
 Unknown (none?)
WMIcmd(F06Dh or N/A) - WMI GET P2P INFO CMD
Unknown/undocumented (invented around 2012).
...P2P Events...
WMIevent(1036h) - WMI P2P GO NEG RESULT EVENT
Event Data:
 00h A UINT16 2
                   freq;
 02h A INT8
             1
                   status;
 03h A UINT8 1
                   role go;
 04h A UINT8 20h ssid[WMI_MAX_SSID_LEN];
 24h A UINT8 1
                   ssid len;
```

```
25h A CHAR 9
                   pass phrase[WMI MAX PASSPHRASE LEN];
 2Eh A UINT8 6
                   peer device addr[ATH MAC LEN];
 34h A UINT8 6
                   peer interface addr[ATH MAC LEN];
 3Ah A UINT8 1
                  wps_method;
 3Bh A UINT8 1
                   persistent grp;
WMI MAX PASSPHRASE LEN = 9
WMIevent(103Dh) - WMI P2P GO NEG REQ EVENT
Event Data:
 000h A UINT8 6
                     sa[ATH MAC LEN];
 006h A UINT8 200h wps buf[512];
 206h A UINT16 2
                     wps buflen;
 208h A UINT8 200h p2p buf[512];
 408h A UINT16 2
                     p2p buflen;
                     dialog_token;
 40Ah A UINT8 1
WMIevent(103Eh) - WMI P2P INVITE REQ EVENT
Event Data:
 000h A UINT8 200h p2p_buf[512];
 200h A UINT16 2
                     p2p buflen;
 202h A UINT8 6
                     sa[ATH MAC LEN];
 208h A UINT8 6
                     bssid[ATH MAC LEN];
 20Eh A UINT8 6
                     go dev addr[ATH MAC LEN];
 214h P\overline{2}P SSID 21h
                     ssid;
 235h A UINT8 1
                     is persistent;
 236h A UINT8 1
                     dialog token;
WMIevent(103Fh) - WMI P2P INVITE RCVD_RESULT_EVENT
Event Data:
 00h A UINT16 2
                   oper freq;
 02h A UINT8 6
                   sa[ATH MAC LEN];
 08h A UINT8 6
                   bssid[ATH MAC LEN];
 0Eh A UINT8 1
                   is bssid valid;
 OFh A UINT8 6
                   go dev addr[ATH MAC LEN];
 15h P2P SSID 21h ssid;
 36h A UĪNT8 1
                  status;
WMIevent(1040h) - WMI P2P INVITE SENT RESULT EVENT
Event Data:
 00h A UINT8 1
                   status;
 01h A UINT8 6
                   bssid[ATH MAC LEN];
 07h A UINT8 1
                   is bssid valid;
```

```
WMIevent(1041h) - WMI P2P PROV DISC RESP EVENT
Event Data:
 00h A UINT8 6
                   peer[ATH MAC LEN];
 06h A UINT16 2
                  config methods;
WMIevent(1042h) - WMI P2P PROV DISC REQ EVENT
Event Data:
 00h A UINT8 6
                   sa[ATH MAC LEN];
 06h A UINT16 2
                  wps config method;
 08h A UINT8 6
                  dev addr[ATH MAC LEN];
 OEh A UINT8 8
                  pri dev type[WPS DEV TYPE LEN];
 16h A UINT8 20h device name[WPS MAX DEVNAME LEN];
 36h A UINT8 1
                   dev name len;
                  dev config methods;
 37h A UINT16 2
 39h A UINT8 1
                  device capab;
 3Ah A UINT8 1
                  group capab;
WPS DEV TYPE LEN = 8
WMIevent(1043h) - WMI P2P START SDPD EVENT
Event Data:
 Unknown (none?)
WMIevent(1044h) - WMI P2P SDPD RX EVENT
Event Data:
 00h A UINT8 1
                   type;
 01h A UINT8 1
                  transaction status;
 02h A UINT8 1
                  dialog token;
 03h A UINT8 1
                  frag id:
 04h A UINT8 6
                  peer addr[ATH MAC LEN];
 OAh A UINT16 2
                  freg;
 OCh A UINT16 2
                  status code;
 0Eh A UINT16 2
                  comeback delay;
 10h A UINT16 2
                  tlv lenath:
 12h A UINT16 2
                  update indic:
 14h VAR
                  Variable length TLV will be placed after the event
```

DSi Atheros Wifi - Unimplemented WMI WAC Functions

WMIcmd(F043h) - WMI WAC ENABLE CMD aka WMI ENABLE WAC CMD

Create PDF in your applications with the Pdfcrowd HTML to PDF API

```
Parameters:
 00h A UINT32 4
                  period;
 04h A UINT32 4
                  threshold;
 08h A INT32 4
                  rssi;
 0Ch A B00L 4
                   enable;
 10h A CHAR 8
                  wps pin[8];
                                  ;WPS related?
WMIcmd(F044h) - WMI WAC SCAN REPLY CMD
Parameters:
 00h A_ENUM .. cmdid ;A_UINTx or so? (WAC SUBCMD)
WAC SUBCMD values:
 WAC MORE SCAN
 WAC SEND PROBE IDX = 0
WMIcmd(F045h) - WMI WAC CTRL REQ CMD
Parameters:
 00h A UINT8 1 req;
                            ;aka WAC REQUEST TYPE
 01h A UINT8 1 cmd;
                           ;aka WAC COMMAND
 02h A UINT8 1 frame;
                           ;aka WAC FRAME TYPE
 03h A UINT8 11h ie[17];
 14h A_INT32 4 status; ;aka WAC STATUS
WAC related constants (from wac defs.h):
WAC REQUEST TYPE values:
 WAC SET
                = Unknown (0 or 1 or so)
                = WAC SET+1
 WAC GET
WAC COMMAND values:
 WAC ADD
                = Unknown (0 or 1 or so)
                = WAC ADD+1
 WAC DEL
 WAC GET STATUS = WAC ADD+2
 WAC GET IE
                = WAC ADD+3
WAC FRAME TYPE values:
                = Unknown (0 or 1 or so)
 PRBRE0
 PRBRSP
                = PRBRE0+1
 BEACON
                = PRBREQ+2
WAC STATUS values:
 WAC FAILED NO WAC AP
 WAC FAILED LOW RSSI
                          = -3
 WAC FAILED INVALID PARAM = -2
 WAC FAILED REJECTED
                          = -1
 WAC SUCCESS
                          = 0
 WAC DISABLED
                          = 1
```

```
WMIevent(1037h) - WMI WAC SCAN DONE EVENT
WMIevent(1038h) - WMI WAC REPORT BSS EVENT
WMIevent(1039h) - WMI WAC START WPS EVENT
WMIevent(103Ah) - WMI WAC CTRL REQ REPLY EVENT
Event Data:
 Unknown (if any?)
WAC Events. Event data format is unknown, maybe related to below two structs:
WMI GET WAC INFO structure (UNION):
When some case:
 00h A UINT8 11h ie[17];
When some other case:
 00h A INT32 4
                   wac status;
WMI WPS PIN INFO structure: ;"WPS" might be WAC START WPS related?
 00h A UINT8 6 bssid[ATH MAC LEN];
 06h A UINT8 8 pin[8];
                              ;aka "wps pin[8]" presumably?
 DSi Atheros Wifi - Unimplemented WMI RF Kill and Store/Recall Functions
WMIcmd(F057h or F04Bh) - WMI GET RFKILL MODE CMD
Parameters:
 Unknown (none?)
Reply: See WMI RFKILL GET MODE CMD EVENT
WMIcmd(F058h or F04Ch) - WMI SET RFKILL MODE CMD ;aka WMI RFKILL MODE CMD
Parameters:
 00h A UINT8 1 GPIOPinNumber
                               ;GPIO related
 01h A UINT8 1 IntrType
                               ;RFKILL RADIO STATE
 02h A UINT8 1 RadioState
RFKILL RADIO STATE values:
 RADIO STATE OFF
                    = 01h
 RADIO STATE ON
                    = 02h
 RADIO STATE INVALID = FFh
WMIevent(103Bh) - WMI RFKILL STATE CHANGE EVENT
Event Data:
 Unknown (if any?)
```

WAC_PROCEED_FIRST_PHASE = 2 WAC_PROCEED_SECOND_PHASE = 3

WMIevent(103Ch) - WMI RFKILL GET MODE CMD EVENT

Event Data:

Unknown (maybe some format as in "SET RFKILL" command parameters?)

WMIcmd(F05Eh or F04Eh) - WMI_STORERECALL_CONFIGURE_CMD

Parameters:

```
00h A UINT8 1 enable (probably some flag)
```

01h A UINT8 1 recipient (only one value defined: STRRCL RECIPIENT HOST = 1)

Ultra low power store/recall feature. Seems to be intended to memorize data in HOST memory... allowing the AR600x chip to power-down its on memory, or so?

WMIcmd(F05Fh or F04Fh) - WMI_STORERECALL_RECALL_CMD

Parameters:

```
00h A_UINT32 4 length; ;number of bytes of data to follow
```

04h A UINT8 .. data[1]; ;start of "RECALL" data

Ultra low power store/recall feature. Maybe RECALL is meant to restore data that was formerly memorized from a WMI_STORERECALL_STORE_EVENT.

WMIcmd(F060h or F050h) - WMI STORERECALL HOST READY CMD

Parameters:

00h A UINT32 4 sleep msec;

04h A_UINT8 1 store_after_tx_empty;

05h A_UINT8 1 store_after_fresh_beacon_rx;

Ultra low power store/recall feature. Whatever parameters.

WMIevent(9004h) - WMI_STORERECALL_STORE_EVENT

Event Data:

```
00h A_UINT32 4 msec_sleep; ;time between power off/on 04h A_UINT32 4 length; ;length of following data 08h A_UINT8 .. data[1]; ;start of "STORE" data
```

Ultra low power store/recall feature. Maybe this requests to memorize the "STORE" data in host memory?

DSi Atheros Wifi - Unimplemented WMI THIN Functions

WMIcmd(8000h) - WMI_THIN_RESERVED_START WMIcmd(8FFFh) - WMI_THIN_RESERVED_END

Area for Thin commands. These command IDs can be found in "wmi thin.h".

WMIcmd(8000h) - WMI THIN CONFIG CMD

```
Parameters:
```

```
00h A_UINT32 4 cfgField ;combination of WMI_THIN_CFG_...
04h A_UINT16 2 length ;length in bytes of appended sub-command(s)
06h A_UINT8 2 reserved[2] ;align padding
08h ... structure(s) selected in "cfgField"...
```

When cfgField.Bit0 set: append WMI THIN CONFIG TXCOMPLETE struct:

Used to configure the params and content for TX Complete messages the will come from the Target. these messages are disabled by default but can be enabled using this structure and the WMI THIN CONFIG CMDID.

```
+00h A_UINT8 1 version (the versioned type of messages to use, 0=disable)
+01h A_UINT8 1 countThreshold (msg count threshold triggering a tx
complete message)
+02h A_UINT16 2 timeThreshold (timeout interval in MSEC triggering a
tx complete message)
```

When cfgField.Bit1 set: append WMI THIN CONFIG DECRYPT ERR struct:

Used to configure behavior for received frames that have decryption errors. The default behavior is to discard the frame without notification. Alternately, the MAC Header is forwarded to the host with the failed status.

```
+00h A_UINT8 1 enable (1=send decrypt errors to the host, 0=don't) +01h A_UINT8 3 reserved[3] (align padding)
When cfgField.Bit2 set: Unused --- NEW VERSION
Unused.
```

When cfgField.Bit2 set: append WMI THIN CONFIG TX MAC RULES --- OLD VERSION

Used to configure behavior for transmitted frames that require partial MAC header construction. These rules are used by the target to indicate which fields need to be written.

```
+00h A UINT32 4 rules (combination of WMI WRT ... values)
```

When cfgField.Bit3 set: append WMI THIN CONFIG RX FILTER RULES struct:

Used to configure behavior for received frames as to which frames should get forwarded to the host and which should get processed internally.

```
+00h A UINT32 4 rules; /* combination of WMI FILT ... values */
```

When cfgField.Bit4 set: append WMI_THIN_CONFIG_CIPHER_ENCAP struct:

Used to configure behavior for both TX and RX frames regarding security cipher encapsulation. The host may specify whether or not the firmware is responsible for cipher encapsulation. If the firmware is responsible it will add the security header and trailer for TX frames and remove the header and trailer for Rx frames. Also, the firmware will examine the resource counter if any and behave appropriately when a bad value is detected. If the host indicates responsibility for encapsulation then it is responsible for all aspects of encapsulation, however the device will still perform the encryption and decryption of the frame payload if a key has been provided.

```
+00h A_UINT8 1 enable (enables/disables firmware cipher encapsulation)
+01h A_UINT8 3 reserved[3] (align padding)

Summary of values for "cfgField":

WMI_THIN_CFG_TXCOMP = 00000001h

WMI_THIN_CFG_DECRYPT = 00000002h

WMI_THIN_CFG_MAC_RULES = 00000004h ;old version (or planned for future?)

WMI_THIN_UNUSED1 = 00000004h ;current version
```

```
WMI THIN CFG FILTER RULES = 00000008h
 WMI THIN CFG CIPHER ENCAP = 00000010h
WMIcmd(8001h) - WMI THIN SET MIB CMD
Parameters:
 00h A UINT16 2 length;
                          /* the length in bytes of the appended MIB data
 02h A UINT8 1 mibID; /* the ID of the MIB element being set
 03h A UINT8 1 reserved: /* align padding
WMIcmd(8002h) - WMI THIN GET MIB CMD ; reply?
Parameters:
 00h A UINT8 1
                  mibID:
                               /* the ID of the MIB element being set
 01h A UINT8 3 reserved[3]; /* align padding
Reply: See WMI THIN GET MIB EVENT
WMIcmd(8003h) - WMI THIN JOIN CMD; newer ver only
Parameters:
 00h A UINT32 4
                  basicRateMask;
                                   /* bit mask of basic rates
 04h A UINT32 4
                  beaconIntval;
                                   /* TUs
 08h A UINT16 2
                  atimWindow;
                                  /* TUs
                                  /* frequency in MHz
 OAh A UINT16 2
                  channel;
 OCh A UINT8 1
                networkType;
                                  /* INFRA NETWORK | ADHOC NETWORK
 ODh A UINT8 1
                  ssidLength;
                                 /* 0 - 32
 OEh A UINT8 1
                                   /* != 0 : issue probe reg at start
                  probe;
 OFh A UINT8 1
                  reserved;
                                   /* alignment
 10h A UCHAR 20h ssid[WMI MAX SSID LEN];
 30h A UINT8 6
                  bssid[ATH MAC LEN];
Reply: See WMI THIN JOIN EVENT
WMIcmd(8004h) - WMI THIN CONNECT CMD; newer ver only
Parameters:
 00h A UINT16 2 dtim; /* dtim interval in num beacons */
                        /* 80211 association ID from Assoc resp */
 02h A UINT16 2 aid;
WMIcmd(8005h) - WMI THIN RESET CMD ;newer ver only
Parameters:
 00h A UINT8 4 reserved[4];
WMIevent(8000h) - WMI THIN EVENTID RESERVED START
WMIevent(8FFFh) - WMI THIN EVENTID RESERVED END
```

Create PDF in your applications with the Pdfcrowd HTML to PDF API

Events/Responses with special IDs for THIN stuff (wmi thin.h)

WMIevent(8001h) - WMI THIN GET MIB EVENT

Event Data:

Unknown (maybe same/similar format as for "SET MIB" command parameters?)

WMIevent(8002h) - WMI_THIN_JOIN_EVENT

MIB Access Identifiers tailored for Symbian - mibID

Below are "mibID" values for SET_MIB and GET_MIB commands, with corresponding data structures. GET/SET works only if the corresponding structure is read/write-able, as indicated by (R), (W), and (R/W). Some structures aren't actually implemented (-), ie. not read/write-able.

```
When mibID=01h=MIB ID STA MAC; WMI THIN MIB STA MAC struct:
                                                                           (R)
 00h A UINT8 6 addr[ATH MAC LEN];
When mibID=02h=MIB ID RX LIFE TIME; WMI THIN_MIB_RX_LIFE_TIME struct:
                                                                           ( - )
 00h A UINT32 4 time (units = msec)
When mibID=03h=MIB ID SLOT TIME; WMI THIN MIB SLOT TIME struct:
                                                                         (R/W)
 00h A UINT32 4 time (units = usec)
When mibID=04h=MIB ID RTS THRESHOLD; WMI THIN MIB RTS THRESHOLD struct:
                                                                         (R/W)
 00h A UINT16 2 length (units = bytes)
When mibID=05h=MIB ID CTS TO SELF; WMI THIN MIB CTS TO SELF struct:
                                                                         (R/W)
 00h A UINT8 1 enable (1=on, 0=off)
When mibID=06h=MIB ID TEMPLATE FRAME; WMI THIN MIB TEMPLATE FRAME struct:
 00h A_UINT8 1 Type (type of frame, 0...5, see below "FRM" values)
 01h A UINT8 1 rate (tx rate to be used, one of WMI BIT RATE)
 02h A UINT16 2 length (num bytes following this structure as template data)
 04h ..
               .. template data
 Frame "type" values:
                               frame max length:
                              FRM LEN PROBE REQ = 256 ;\Symbian dictates a
 TEMPLATE FRM PROBE REQ = 0
 TEMPLATE FRM BEACON
                               FRM LEN BEACON
                                                 = 256; minimum of 256 for
 TEMPLATE FRM PROBE RESP= 2
                               FRM LEN PROBE RESP = 256 ;/these 3 frame types
 TEMPLATE FRM NULL
                        = 3
                               FRM LEN NULL
                                                 = 32
 TEMPLATE FRM QOS NULL = 4
                               FRM LEN QOS NULL
                                                 = 32
 TEMPLATE FRM PSPOLL
                        = 5
                               FRM LEN PSPOLL
                                                 = 32
 Total sum of above lengths: TEMPLATE FRM LEN SUM = 256+256+256+32+32+32
When mibID=07h=MIB ID RXFRAME FILTER; WMI THIN MIB RXFRAME FILTER struct: (R/W)
```

```
00h A UINT32 4 filterMask;
FRAME FILTER PROMISCUOUS = 00000001h
                         = 00000002h
FRAME FILTER BSSID
When mibID=08h=MIB ID BEACON FILTER TABLE; Several structure(s)...?
                                                                         (W)
There are three related sturctures; the actual "TABLE", and additional
 "TABLE OUI" and "TABLE HEADER"; unknown which of those structure(s) are
meant to be used here...
WMI THIN MIB BEACON FILTER TABLE structure:
00h A UINT8 1 ie;
01h A UINT8 1 treatment;
IE FILTER TREATMENT CHANGE = 1
IE FILTER TREATMENT APPEAR = 2
WMI THIN MIB BEACON FILTER TABLE OUI structure:
00h A UINT8 1 ie;
01h A UINT8 1 treatment;
02h A UINT8 3 oui[3];
05h A UINT8 1 type;
06h A UINT16 2 version;
WMI THIN MIB BEACON FILTER TABLE HEADER structure:
00h A UINT16 2 numElements
02h A UINT8 1 entrySize (sizeof(WMI THIN MIB BEACON FILTER TABLE) on
03h A UINT8 1 reserved
                                            host cpu may be 2 may be 4)
When mibID=09h=MIB ID BEACON FILTER; WMI THIN MIB BEACON FILTER struct: (R/W)
00h A UINT32 4 count (num beacons between deliveries)
04h A UINT8 1 enable;
05h A UINT8 3 reserved[3];
When mibID=0Ah=MIB ID BEACON LOST COUNT; WMI THIN MIB BEACON LOST COUNT:
                                                                         (W)
00h A UINT32 4 count (num consec lost beacons after which send event)
When mibID=0Bh=MIB ID RSSI THRESHOLD; WMI THIN_MIB_RSSI_THRESHOLD struct:
00h A UINT8 1
               rssi (the low threshold which can trigger an event warning)
01h A UINT8 1
                 tolerance (the range above and below the threshold to
                  prevent event flooding to the host)
 02h A UINT8 1
                 count (the sample count of consecutive frames necessary to
                  trigger an event)
 03h A UINT8 1
                 reserved[1] (padding)
                                                                         (-)
When mibID=0Ch=MIB ID HT CAP; WMI THIN MIB HT CAP struct:
00h A UINT32 4 cap;
04h A UINT32 4 rxRateField;
08h A UINT32 4
                 beamForming;
OCh A UINT8 6 addr[ATH MAC LEN];
12h A UINT8 1 enable;
13h A UINT8 1 stbc;
14h A UINT8 1 maxAMPDU;
15h A UINT8 1
                 msduSpacing;
16h A UINT8 1 mcsFeedback;
```

```
17h A UINT8 1 antennaSelCap;
When mibID=ODh=MIB ID HT OP; WMI THIN MIB HT OP struct:
                                                                           (-)
 00h A UINT32 4 infoField;
 04h A UINT32 4 basicRateField;
 08h A UINT8 1 protection;
 09h A UINT8 1 secondChanneloffset;
 OAh A UINT8 1 channelWidth;
 OBh A UINT8 1 reserved;
When mibID=0Eh=MIB ID HT 2ND BEACON; WMI THIN MIB HT 2ND BEACON struct:
                                                                           ( - )
 00h A UINT8 1 cfg (see below SECOND BEACON xxx values)
 01h A UINT8 3 reserved[3] (padding)
SECOND BEACON PRIMARY
                         = 1
 SECOND BEACON EITHER
 SECOND BEACON SECONDARY = 3
When mibID=0Fh=MIB ID HT BLOCK ACK; WMI THIN MIB HT BLOCK ACK struct:
                                                                           (-)
 00h A UINT8 1 TxTIDField
 01h A UINT8 1 rxTIDField
 02h A UINT8 2 reserved[2] (padding)
When mibID=10h=MIB ID PREAMBLE; WMI THIN MIB PREAMBLE struct:
                                                                         (R/W)
00h A_UINT8 1 enableLong (1=long preamble, 0=short preamble)
 01h A UINT8 3 reserved[3]
When mibID=N/A=MIB ID GROUP ADDR TABLE
                                          ; [NOT IMPLEMENTED]
When mibID=N/A=MIB ID WEP DEFAULT KEY ID ;satisfied by wmi_addKey_cmd()
                                                                           ( - )
When mibID=N/A=MIB ID TX POWER
                                          ;[NOT IMPLEMENTED]
                                                                           ( - )
When mibID=N/A=MIB ID ARP IP TABLE
                                          ;[NOT IMPLEMENTED]
                                                                           (-)
When mibID=N/A=MIB ID SLEEP MODE
                                                                           (-)
                                          ;[NOT IMPLEMENTED]
When mibID=N/A=MIB ID WAKE INTERVAL
                                          ;[NOT IMPLEMENTED]
                                                                           ( - )
When mibID=N/A=MIB ID STAT TABLE
                                          ;[NOT IMPLEMENTED]
When mibID=N/A=MIB ID IBSS PWR SAVE
                                          ;[NOT IMPLEMENTED]
                                                                           (-)
When mibID=N/A=MIB ID COUNTERS TABLE
                                          ;[NOT IMPLEMENTED]
                                                                           ( - )
When mibID=N/A=MIB ID ETHERTYPE FILTER
                                          ;[NOT IMPLEMENTED]
                                                                           (-)
When mibID=N/A=MIB ID BC UDP FILTER
                                          ;[NOT IMPLEMENTED]
 N/A
```

THIN related constants...

MAC Header Build Rules

These values allow the host to configure the target code that is responsible for constructing the MAC header. In cases where the MAC header is provided by the host framework, the target has a diminished responsibility over what fields it must write. This will vary from framework to framework. Symbian requires different behavior from MAC80211 which requires different behavior from MS Native Wifi.

```
WMI_WRT_VER_TYPE = 00000001h
WMI_WRT_DURATION = 00000002h
WMI_WRT_DIRECTION = 00000004h
WMI_WRT_POWER = 00000008h
WMI_WRT_WEP = 00000010h
```

```
WMI WRT MORE
                  = 00000020h
WMI WRT BSSID
                  = 00000040h
WMI WRT QOS
                  = 00000080h
WMI WRT SEQNO
                  = 00000100h
WMI GUARD TX
                  = 00000200h ;prevent TX ops that are not allowed for a
                              ; current state
WMI WRT DEFAULT CONFIG = 3FFh
                                          ;<-- default all bits set
```

See also: WMI SET THIN MODE CMD

DSi Atheros Wifi - Unimplemented WMI Pyxis Functions

WMIcmd(F009h) - WMI_UNUSED1 or WMI PYXIS CONFIG CMD

```
Parameters:
Config Header:
 00h A UINT16 2 pyxisConfigType ;One of WMI PYXIS CONFIG TYPE
 02h A_UINT16 2 pyxisConfigLen ;Length in Bytes of Information that follows
When pyxisConfigType=0=WMI PYXIS GEN PARAMS
 04h A UINT32 2 dataWindowSizeMin
 08h A UINT32 2 dataWindowSizeMax
 OCh A UINT8 1 maxJoiners
When pyxisConfigType=1=WMI PYXIS DSCVR PARAMS
 04h A UINT32 4 dscvrWindow
 08h A UINT32 4 dscvrInterval
 OCh A UINT32 4 dscvrLife
 10h A UINT32 4 probeInterval
 14h A UINT32 4 probePeriod
 18h A UINT16 2 dscvrChannel
When pyxisConfigType=2=WMI PYXIS SET TX MODE
 04h A BOOL 4 mode
Whatever "Pyxis specific".
WMIcmd(F00Ah) - WMI UNUSED2 or WMI PYXIS OPERATION CMD
```

```
Parameters:
```

```
Command Header:
00h A UINT16 2 pyxisCmd
02h A UINT16 2 pyxisCmdLen
                              ;Length following this header
When pyxisCmd=0=WMI PYXIS DISC PEER
04h A UINT8 6 peerMacAddr[ATH MAC LEN]
When pyxisCmd=1=WMI PYXIS JOIN PEER
04h A UINT32 4 ctrl flags (One of the Bits determines if it
```

```
is Virt Adhoc/the device is to join a BSS)
 08h A UINT16 2 channel
                                          :Data Channel
 OAh A UINT8 1 networkType
                                          ;network type
 OBh A UINT8 1 dot11AuthMode
                                          ;OPEN AUTH
 OCh A UINT8 1 authMode
                                          ; NONE AUTH
 ODh A UINT8 1 pairwiseCryptoType
                                          ;One of NONE CRYPT, AES CRYPT
                                          ;0 since ADD KEY passes the length
 OEh A UINT8 1 pairwiseCryptoLen
                                          ;One of NONE CRYPT, AES CRYPT
 0Fh A UINT8 1 groupCryptoType
                                          ;0 since ADD KEY passes the length
 10h A UINT8 1 groupCryptoLen
 11h A UINT8 6 peerMacAddr[ATH MAC LEN] ;BSSID of peer network
 17h A UINT8 6 nwBSSID[ATH MAC LEN]
                                          :BSSID of the Pvxis Adhoc Network
When pyxisCmd=?=WHAT? below is also "incompletely-defined" as pyxisCmd:
 04h A BOOL 4 mode (what is this here? dupe of WMI PYXIS CONFIG CMD?)
Whatever "Pyxis specific".
```

DSi Atheros Wifi I2C EEPROM

The I2C EEPROM is read via the wifi firmware's bootstub (prior to executing the main firmware) via the SI_xxx registers. The DSi wifi boards are usually containing a HN58X2408F chip (1Kx8, with 8bit index). However, the bootstub contains code for also supporting HN58X24xx chips with bigger capacity (including such with 16bit index) (although actually using only 300h bytes regardless of the capacity). The I2C device number is A0h, or, in case of EEPROMs with 8bit index, the device number is misused to contain the upper address bits as so:

```
device = A0h + direction_flag + (addr/100h)*2 ;for devices with 8bit index
device = A0h + direction flag ;for devices with 16bit index
```

I2C EEPROM Content for AR6002G

```
Maybe Size, ID, or Version? (00000300h)
000h 4
           Checksum (all halfwords at [0..2FFh] XORed shall give FFFFh)
004h 2
006h 4
           Unknown
           MAC Address (must be same as in SPI FLASH)
00Ah 6
           Type/version? (MSB must be 60h, verified by ARM7)
010h 4
014h 4
           Zerofilled
018h 5
           Unknown
01Dh 1Fh
           Zerofilled
03Ch 70h
           FFh-filled
0ACh 8
           Zerofilled
0B4h 12
           Unknown
0C0h 20
           Unknown
0D4h 18h
           Zerofilled
0ECh 4
           Unknown
           Unknown, overwritten by [OECh] after loading
0F0h 4
0F4h 12
           Unknown, similar to data at OB4h ?
```

```
100h 20
           Unknown, similar to data at OCOh?
114h 2Ch
           Zerofilled
140h 8
           FFh-filled
148h 4
           Unknown
14Ch 88h
           Zerofilled
1D4h 3x18
          Unknown
212h 18
           Zerofilled
224h 4x4
           Unknown
                         ;\
234h 2x4
           Unknown
23Ch 3x4
           Unknown
                         ; together 15x4 maybe ?
248h 12
           Unknown
254h 3x4
           Unknown
260h 60h
           Unknown
2C0h 40h
          Zerofilled
300h 100h Not used (not loaded to RAM)
```

The presence of the I2C EEPROM appears to be some mis-conception. It might make sense to store the wifi calibration data on the daughterboard (rather than in eMMC storage on mainboard), however, it could be as well stored in the SPI FLASH chip, but Nintendo apparently didn't knew how to do that.

DSi Atheros Wifi Internal Hardware

Below describes the internal Atheros hardware. The hardware registers can be accessed via WINDOW_DATA, or by uploading custom code to the Xtensa CPU via BMI Bootloader commands.

Anyways, normally, the Wifi unit should be accessed via WMI commands, so one won't need to deal with internal hardware (except cases like reading the CHIP_ID, or for better understanding of the inner workings of the hardware).

Internal Xtensa CPU

DSi Atheros Wifi - Xtensa CPU Registers

DSi Atheros Wifi - Xtensa CPU Core Opcodes

DSi Atheros Wifi - Xtensa CPU Optional General Opcodes

DSi Atheros Wifi - Xtensa CPU Optional Exception/Cache/MMU Opcodes

DSi Atheros Wifi - Xtensa CPU Optional Floating-Point Opcodes

DSi Atheros Wifi - Xtensa CPU Optional MAC16 Opcodes

<u>DSi Atheros Wifi - Xtensa CPU Opcode Encoding Tables</u>

Internal Memory and I/O Maps

DSi Atheros Wifi - Internal Memory Map

DSi Atheros Wifi - Internal I/O Map Summary (hw2.0)

DSi Atheros Wifi - Internal I/O Map Summary (hw4.0)

DSi Atheros Wifi - Internal I/O Map Summary (hw6.0)

Note: hw2.0 is used in DSi with AR6002. And hw4.0 and hw6.0 MIGHT be used in DSi with AR6013 or 3DS with AR6014.

AR60XX Internal Registers

DSi Atheros Wifi - Internal I/O - Unknown and Unused Registers (hw2)

DSi Atheros Wifi - Internal I/O - 004000h - RTC/Clock SOC (hw2/hw4/hw6)

DSi Atheros Wifi - Internal I/O - 00x000h - RTC/Clock WLAN (hw2/hw4/hw6)

DSi Atheros Wifi - Internal I/O - 0xx240h - RTC/Clock SYNC (hw6)

DSi Atheros Wifi - Internal I/O - 006000h - WLAN Coex (MCI) (hw6)

DSi Atheros Wifi - Internal I/O - 00x000h - Bluetooth Coex (hw4/hw6)

DSi Atheros Wifi - Internal I/O - 00x000h - Memory Control (hw2/hw4/hw6)

DSi Atheros Wifi - Internal I/O - 00C000h - Serial UART (hw2/hw4/hw6)

DSi Atheros Wifi - Internal I/O - 00E000h - UMBOX Registers (hw4/hw6)

DSi Atheros Wifi - Internal I/O - 010000h - Serial I2C/SPI (hw2/hw4/hw6)

DSi Atheros Wifi - Internal I/O - 014000h - GPIO 18/26/57 pin (hw2/hw4/hw6)

DSi Atheros Wifi - Internal I/O - 018000h - MBOX Registers (hw2/hw4/hw6)

DSi Atheros Wifi - Internal I/O - 01C000h - Analog Intf (hw2)

DSi Atheros Wifi - Internal I/O - 01C000h - Analog Intf (hw4/hw6)

DSi Atheros Wifi - Internal I/O - 020000h - WMAC DMA (hw4/hw6)

DSi Atheros Wifi - Internal I/O - 020080h - WMAC IRQ Interrupt (hw4/hw6)

DSi Atheros Wifi - Internal I/O - 020800h - WMAC QCU Queue (hw4/hw6)

DSi Atheros Wifi - Internal I/O - 021000h - WMAC DCU (hw4/hw6)

DSi Atheros Wifi - Internal I/O - 028000h - WMAC PCU (hw2/hw4/hw6)

DSi Atheros Wifi - Internal I/O - 029800h - BB Baseband (hw4/hw6)

DSi Atheros Wifi - Internal I/O - 0xxx00h - RDMA Registers (hw4/hw6)

DSi Atheros Wifi - Internal I/O - 03x000h - EFUSE Registers (hw4/hw6)

DSi Atheros Wifi - Internal I/O - 034000h - More Stuff (hw6)

DSi Atheros Wifi - Xtensa CPU Registers

Xtensa Core Registers

- AR Address registers A0..A15 (general purpose registers)

- PC Program Counter

The AR registers are used as so:

A0 general purpose (and return address for CALL/RET opcodes)

```
A1 general purpose (commonly used as stack pointer)
A2..A15 general purpose
```

Chips with Windowed Code option are actually having more than sixteen AR registers, and the register window is rotated by CALL4/CALL8/CALL12/RETW opcodes (allowing to save/restore registers without needing to push/pop them in memory):

```
CALL4 saves A0..A3 and moves A4..A15 to A0..A11 ;\and, probably copies CALL8 saves A0..A7 and moves A8..A15 to A0..A7 ; old A1 to new A1 (?), CALL12 saves A0..A11 and moves A12..A15 to A0..A3 ;/and new A0=ret_addr used at begin of sub-functions (allocate local variables on stack) windowed return (deallocate locals, and undo the CALL4/8/12 rotation)
```

The sub-functions will have retaddr/stack in A0/A1, and incoming parameters in A2 and up, and return value in A2. However, due to the rotation, the caller will see parameters/return value elsewhere (eg. for CALL8, parameters in A10 and up, and return value in A10).

The ENTRY opcode is used to allocate local variables on stack. For some weird reason ENTRY is usually also allocating "N*4 bytes" dummy space for the "N" saved words (as if they were intended to be pushed on stack, rather than being saved via rotation, maybe some exception handler is actually USING that dummy space when the register window gets full(?), the AR6002 BIOS contains a few functions that aren't allocating enough dummy words though, eg. 8EDE44h uses "entry a1,10h" although being called via CALL8).

```
Xtensa Special Registers
```

```
Loop Begin
         00h
              LBEG
                                                  ; Loop option
1
                      Loop End
         01h
              LEND
2
              LCOUNT Loop Count
         02h
                      Shift-Amount Register
         03h
              SAR
                                                  ;-Core
4
                      Boolean Registers (16x1bit) ;-Boolean option
         04h
5
                                                  ;-Literal base option
         05h
              LITBASE Literal Base
12
              SCOMPARE1
                                             ;-Multiprocessor... vs S32C1I
         0Ch
                                                  ;\
16
         10h
              ACCL0
                      Accumulator low (32bit)
17
                      Accumulator high (8bit)
         11h
              ACCHI
32
                      MAC16 register m0 (32bit)
                                                  ; MAC16 option
         20h
              MR0
33
         21h
              MR1
                      MAC16 register m1 (32bit)
34
         22h
              MR2
                      MAC16 register m2 (32bit)
                      MAC16 register m3 (32bit)
35
              MR3
         23h
177
              EPC[1] Exception Program Counter
         B1h
              EXCAUSE Cause of last Exception
232
         E8h
209
              EXCSAVE[1]
         D1h
                                                    Exception option
230
         E6h PS
              PS.EXCM
230
         E6h
238
         EEH
              EXCVADDR
192
         C0h
              DEPC
                                                  ;-Interrupt option
              PS.INTLEVEL
see
178..183 B2h.. EPC[2..7]
194..199 C2h.. EPS[2..7]
                                           ; High-Priority Interrupt option
210...215 D2h.. EXCSAVE[2...7]
234
                                           ;\Timer Interrupt option
         EAh
              CCOUNT
240-242 F0h
              CCOMPARE
```

```
AR[NAREG]
72
         48h
              WindowBase
                                            ; Windowed Register option
73
         49h
               WindowStart
230
         E6h
              PS.CALLINC
230
         E6h
              PS.OWB
230
         E6h
              PS.W0E
244-247
                                            ;-Misc Special Register option
         F4h.. MISC
236
         ECh
              ICOUNT
237
         EDh
              ICOUNTLEVEL
128-129
         80h.. IBREAKA
96
         60h
              IBREAKENABLE
                                              Debug option
144-145
         90h.. DBREAKA
160-161
         A0h.. DBREAKC
233
         E9h
              DEBUGCAUSE
104
         68h
              DDR
230
         E6h
              PS.RING
83
         53h
              PTEVADDR
90
         5Ah
              RASID
                                              MMU option
91
         5Bh
              ITLBCFG
92
              DTLBCFG
         5Ch
               ITLB
see
               DTLB
see
              CACHEATTR
98
         62h
99
         63h
              ATOMCTL
224
         E0h
              CPENABLE
226
              INTERRUPT (R);\
         E2h
226
              INTSET
                         (W); Interrupt
         E2h
227
              INTCLEAR
         E3h
228
              INTENABLE
         E4h
106
         6Ah
              MEPC
                            ;\
              MEPS
107
         6Bh
              MESAVE
                            ; Memory ECC/Parity
108
         6Ch
109
         6Dh
              MESR
110
         6Eh
              MECR
              MEVADDR
111
         6Fh
                            ;-Trace Port
89
         59h
              MMID
         E7h
               VECBASE
231
235
                            :-Processor ID
         EBh
               PRID
```

XSR with >=64 is privileged.

Xtensa User Registers

0-223 0-DFh Available for designer extensions 192-255 COh.. Reserved by Tensilica (conflicts with above "available" info?)

```
231 E7h THREADPTR ;-Thread Pointer
232 E8h FCR (float control) ;\
233 E9h FSR (float status) ; Float
- FR (f0..f15?) ;/
```

DSi Atheros Wifi - Xtensa CPU Core Opcodes

Core Opcodes - Move/Load/Store

0pcode	Native		Nocash		Expl.
ii0st2h	L8UI	at,as,imm	movb	at,[as+imm8]	Load 8bit Unsigned
ii1st2h	L16UI	at,as,imm*2	movh	at,[as+imm8*2]	Load 16bit Unsigned
ii9st2h	L16SI	at,as,imm*2	movsh	at,[as+imm8*2]	Load 16bit Signed
ii2st2h	L32I	at,as,imm*4	mov	at,[as+imm8*4]	Load 32bit
ii4st2h	S8I	at,as,imm	movb	[as+imm8],at	Store 8bit
ii5st2h	S16I	at,as,imm*2	movh	[as+imm8*2],at	Store 16bit
ii6st2h	S32I	at,as,imm*4	mov	[as+imm8*4],at	Store 32bit
iiiit1h	L32R	at,adr	movp	at,literal	Load 32bit literal pool
iiAit2h	MOVI	at,imm12	mov	at,+/-imm12	<pre>Move Immediate(signed)</pre>
83rst0h	MOVEQZ	ar,as,at	movz	at,ar,as	Move if at=0 ;zero
93rst0h	MOVNEZ	ar,as,at	movnz	at,ar,as	Move if at<>0 ;nonzero
A3rst0h		ar,as,at	movs	at,ar,as	Move if at<0 ;negative
B3rst0h	MOVGEZ	ar,as,at	movns	at,ar,as	Move if at>=0 ;positive

Core Opcodes - ALU

_	ore o peodes Tibe					
	0pcode	Native		Noca	sh	Expl.
	iiCst2h	ADDI	at,as,imm8	add	at,as,+/-imm8	Add Immediate (signed)
	iiDst2h	ADDMI	at,as,imm	add	at,as,+/-imm8*256	Add Immediate*100h
	80rst0h	ADD	ar,as,at	add	ar,as,at	Add (as+at)
	90rst0h	ADDX2	ar,as,at	add	ar,at,as*2	Add shift1 (as*2+at)
	A0rst0h	ADDX4	ar,as,at	add	ar,at,as*4	Add shift2 (as*4+at)
	B0rst0h	ADDX8	ar,as,at	add	ar,at,as*8	Add shift3 (as*8+at)
	C0rst0h	SUB	ar,as,at	sub	ar,as,at	Subtract (as-at)
	D0rst0h	SUBX2	ar,as,at	sub	ar,as*2,at	Sub shift1 (as*2-at)
	E0rst0h	SUBX4	ar,as,at	sub	ar,as*4,at	Sub shift2 (as*4-at)
	F0rst0h	SUBX8	ar,as,at	sub	ar,as*8,at	Sub shift3 (as*8-at)
	60r0t0h	NEG	ar,at	neg	ar,at	Negate
	60r1t0h	ABS	ar,at	abs	ar,at	Absolute Value
	10rst0h	AND	ar,as,at	and	ar,as,at	Bitwise Logical And
	20rst0h	0R	ar,as,at	or	ar,as,at ;akaMOV	Bitwise Logical Or
	30rst0h	X0R	ar,as,at	xor	ar,as,at	Bitwise Logical Xor

Core Opcodes - Shift

0pcode	Native		Nocas	sh	Expl.
01rsi0h	SLLI	ar,as,32-imm5	shl	ar,as,32-imm5	Shift Left Logical
21rit0h	SRAI	ar,at,imm5	sar	ar,at,imm5	Shift Right Arithmetic
41rit0h	SRLI	ar,at,imm4	shr	ar,at,imm4	Shift Right Logical
m4rst0h	EXTUI	ar,at,s,m	shrma	ask ar,at,imm5,mask	ExtractUnsignedImm
81rst0h	SRC	ar,as,at	shr	ar,as,at,shiftreg	Shift Right Combined
91r0t0h	SRL	ar,at	shr	ar,at,shiftreg	Shift Right Logical
Alrs00h	SLL	ar,as	shl	ar,as,shiftreg ??	Shift Left Logical
B1r0t0h	SRA	ar,at	sar	ar,at,shiftreg	Shift Right Arithmetic
400s00h	SSR	as	mov	shiftreg,as	SetShiftAm for RightSh
401s00h	SSL	as	sub	shiftreg,32,as	SetShiftAm for LeftSh
402s00h	SSA8L	as	mov	shiftreg,as*8	SetShiftAmFor LE shift
403s00h	SSA8B	as	sub	shiftreg,32,as*8	SetShiftAmFor BE shift
404i.0h	SSAI	imm5	mov	shiftreg,imm5sar	SetShiftAm Immediate

Core Opcodes - Jump/Call

0pcode	Native		Nocash		Expl.
iiii06h	J a	ndr	jmp	rel18	Unconditional Jump
000sA0h	JX a	ıs	jmp	as	Unconditional Jump Reg
iiii05h	CALLO a	ndr	call0	rel18x4	Non-windowed Call
000sC0h	CALLX0 a	ıs	call0	as	Non-windowed Call Reg
000080h	RET	;(jx a0)	ret	;(jx a0)	Non-Windowed Return

Core Opcodes - Conditional Jump

1						
0pcode	Native		Nocash		Branch if	
iiis16h	BEQZ	as,adr	jz	as,rel12	as=0	
iiis56h	BNEZ	as,adr	jnz	as,rel12	as<>0	
iiis96h	BLTZ	as,adr	js	as,rel12	as<0	(signed)
iiisD6h	BGEZ	as,adr	jns	as,rel12	as>=0	(signed)
iics26h	BEQI	as,c,adr	jе	as,const4,rel8	as=Imm4(c)	
iics66h	BNEI	as,c,adr	jne	as,const4,rel8	as<>Imm4(c)	
iicsA6h	BLTI	as,c,adr	jl	as,const4,rel8	as <imm4(c)< td=""><td>(signed)</td></imm4(c)<>	(signed)
iicsE6h	BGEI	as,c,adr	jge	as,const4,rel8	as>=Imm4(c)	(signed)
iicsB6h	BLTUI	as,c,adr	jb	as,const4u,rel8	as <unsiimm4< td=""><td>(unsigned)</td></unsiimm4<>	(unsigned)
iicsF6h	BGEUI	as,c,adr	jae	as,const4u,rel8	as>=UnsiImm4	(unsigned)
ii1st7h	BEQ	as,at,adr	jе	as,at,rel8	as=at equal	
ii9st7h	BNE	as,at,adr	jne	as,at,rel8	as<>at not ed	qual
ii2st7h	BLT	as,at,adr	jl	as,at,rel8	as <at less<="" td=""><td>(signed)</td></at>	(signed)
iiAst7h	BGE	as,at,adr	jge	as,at,rel8	as>=at gt/eq	(signed)
ii3st7h	BLTU	as,at,adr	jb	as,at,rel8	as <at less<="" td=""><td>(unsigned)</td></at>	(unsigned)
iiBst7h	BGEU	as,at,adr	jae	as,at,rel8	as>=at gt/eq	
ii0st7h	BNONE	as,at,adr	tstjz	as,at,rel8	(as AND at)= 0) ;none

```
ii8st7h BANY
                                tstjnz as,at,rel8
                                                         (as AND at)<>0 ;anv set
                  as,at,adr
 ii4st7h BALL
                  as,at,adr
                                tstie as,at,rel8
                                                         (as AND at)=at ;all set
 iiCst7h
           BNALL
                                tstine as,at,rel8
                                                        (as AND at)<>at;not all
                 as,at,adr
 ii5st7h
           BBC
                  as,at,adr
                                tstjz as,1 shl at,rel8 (as AND (1 shl at))=0
 ii6sb7h
           BBCI
                                tstiz as,1 shl imm5,r8 (as AND (1 \text{ shl imm}))=0
                  as,b,adr
 iiDst7h
           BBS
                  as,at,adr
                                tstinz as,1 shl at,rel8 (as AND (1 shl at))<>0
 iiEsb7h
          BBSI
                  as,b,adr
                                tstinz as,1 shl imm5,r8 (as AND (1 shl imm))<>0
Core Opcodes - Misc
 Opcode
          Native
                                Nocash
                                                         Expl.
                                                        ReadExternal Register
 406st0h RER
                  at,as
                                mov at.ext[as]
 407st0h WER
                                mov ext[as].at
                                                        WriteExternalRegister
                  at.as
 03iit0h RSR
                                mov at,special[imm8]
                                                        ReadSpecial Register
                  at.imm8
                                mov special[imm8],at
 13iit0h WSR
                  at.imm8
                                                        WriteSpecialRegister
 61iit0h XSR
                                xchq at.special[imm8]
                                                        ExchangeSpecialRegister
                  at.imm8
                                                        Instruction Fetch Sync
 002000h ISYNC
                                isync
                                                        Register Read Sync
 002010h RSYNC
                                rsync
 002020h ESYNC
                                                        Execute Synchronize
                                esync
 002030h DSYNC
                                                        Load/Store Synchronize
                                dsync
 0020C0h MEMW
                                memwait
                                                        Memory Wait
                                                        External Wait
 0020D0h
           EXTW
                                extwait
 0020F0h NOP
                                                        No-Operation
                                nop
Pseudo Opcodes
 MOV
                     Macro (=OR ar,as,as)
         ar,as
 NOP.
                     Alias for "OR An, An, An" (alternate, instead of 0020F0h)
 J.L
                     Macro (J or LiteralLoad+JX)
         adr,as
 BBCI.L as.b.adr
                     Macro Branch Bit Clear Imm5 LE
                     Macro Branch Bit Set Imm5 LE
 BBSI.L as.b.adr
                     Alias for "SRLI ar.at.imm4" or EXTUI (when imm5>=16)
 SRLI ar.at.imm5
More (inofficial) pseudos...
         br.bs
                     or br.bs.bs
 mov
                     and br,bs,not bs
         br.0
 mov
                     or br.bs.not bs
         br.1
 mov
                     add at,as,-imm
         at,as,imm
 sub
                     mov special[imm8]
         sfr xxx
 mov
 alu
         ax,...
                     alu ax,ax,...
```

DSi Atheros Wifi - Xtensa CPU Optional General Opcodes

Boolean Option

0pcode	Native	Nocash	
008st0h	ANY4 bt,bs	or bt,bsbs+3	Any 4 Booleans True
009st0h	ALL4 bt,bs	and bt,bsbs+3	Alĺ 4 Booleans True
00Ast0h	ANY8 bt,bs	or bt,bsbs+7	Any 8 Booleans True
00Bst0h	ALL8 bt,bs	and bt,bsbs+7	Alĺ 8 Booleans True
02rst0h	ANDB br,bs,bt	and br,bs,bt	BooleanAnd
12rst0h	ANDBC br,bs,bt	and br,bs,not bt	BooleanAndComplement(t)
22rst0h	ORB br,bs,bt	or br,bs,bt	BooleanOr
32rst0h	ORBC br,bs,bt	or br,bs,not bt	<pre>BooleanOrComplement(t)</pre>
42rst0h	XORB br,bs,bt	xor br,bs,bt	Boolean Xor
C3rst0h	MOVF ar,as,bt	movz bt,ar,as	Move if False
D3rst0h	MOVT ar,as,bt	movnz bt,ar,as	Move if True
ii0s76h	BF bs,adr	jz bs,rel8	Branch if False
ii1s76h	BT bs,adr	jnz bs,rel8	Branch if True
	, , , ,	,,	
Misc Option	n		
40Est0h	NSA at,as	nsa at,as	Normaliz.ShiftAmount
40Fst0h	NSAU at,as	nsau at,as	Norma.ShiftAmUnsigned
23rsi0h	SEXT ar,as,imm	sext ar,as,imm4+7	Sign Extend 722
33rsi0h	CLAMPS ar,as,imm	clamps ar,as,imm4+7	Signed Clamp minmax
43rst0h	MIN ar,as,at	min ar,as,at	Minimum Value Signed
53rst0h	MAX ar,as,at	max ar,as,at	Maximum Value Signed
63rst0h	MINU ar,as,at	minu ar,as,at	Minimum Value Unsigned
73rst0h	MAXU ar,as,at	maxu ar,as,at	Maximum Value Unsigned
Loop Optio	n		
ii8s76h	LOOP as,adr	loop as,rel8abs	Loop
ii9s76h	LOOPNEZ as,adr	loopnz as,rel8abs	Loop if NotEqual zero
iiAs76h	LOOPGTZ as,adr	loopgtz as,rel8abs	Loop if Greater zero
Windowed	Code Option		
iiii15h	CALL4 adr	call4 rel18x4	Call RotateWinBy4
iiii25h	CALL8 adr	call8 rel18x4	Call RotateWinBy8
iiii35h	CALL12 adr	call12 rel18x4	Call RotateWinBy12
000sD0h	CALLX4 as	call4 as	Call RegRotateBy4
000sE0h	CALLX8 as	call8 as	Call RegRotateBy8
000sF0h	CALLX12 as	call12 as	Call RegRotateBy12
iiis36h	ENTRY as,imm*8	entry as,imm12*8	Subroutine Entry
000090h	RETW	retw	Windowed-Return
003400h	RFW0	ret_wo	RetFromWinOverflow
003500h	RFWU	ret_wu	RetFromWinUnderflw
001st0h	MOVSP at,as	movsp at,as	Move to Stack Ptr
4080i0h	ROTW imm4	rotw imm4	Rotate Window -8+7

```
09ist0h L32E
                   at,as,imm
                                        at,[as-imm*4]
                                                        Load32bitException
                                mov e
 49ist0h S32E
                  at,as,imm
                                mov e
                                        [as-imm*4],at
                                                        StrWinForExcepts
Narrow Code Option
 --ist8h L32I.N at,as,imm4*4
                                    at, [as+imm4*4]
                                                        Load 32bit
  --ist9h S32I.N at,as,imm4*4
                                    [as+imm4*4],at
                                                        Store 32bit
                                mov
  --rstAh ADD.N ar,as,at
                                add ar,as,at
                                                        Add
                                                        Add Imm (0=-1 \text{ or } 1..15)
  --rsiBh ADDI.N ar,as,imm4
                                add ar,as,imm4
  --isOCh MOVI.N as.imm
                                                        Move Imm (-32..95)
                                mov as.imm7
  --is8Ch BEQZ.N as,adr
                                     as, rel6abs
                                                        Branch if as=0
                                iz
                                inz as, rel6abs
  --isCCh BNEZ.N as.adr
                                                        Branch if as<>0
  --OstDh MOV.N at.as
                                mov at.as
                                                        Move
                    ;(jx a0)
  --F00Dh RET.N
                                                        Non-Windowed Return
                                ret
                                           ;jx a0
  --F01Dh RETW.N
                                                        Windowed Return
                                retw
 --F06Dh TLL.N
                                ill
                                                        Xcept Illegal Instr.
                                                        Debug Breakpoint
  --Fi2Dh BRFAK.N imm4
                                break imm4
 -- F03Dh NOP.N
                                                        No-Operation
                                gon
Mul16 Option
                                umul16 ar,as,at
 C1rst0h MUL16U ar,as,at
                                                        Multiply16bitUnsigned
                                                        Multiply16bitSigned
 D1rst0h MUL16S ar, as, at
                                smul16 ar,as,at
Mul32 Option
 82rst0h MULL ar,as,at
                                mul
                                        ar, as, at
                                                        Multiply Low
                                                        MultiplyUnsignedHigh
 A2rst0h MULUH ar,as,at
                                umulhi ar,as,at
 B2rst0h MULSH ar,as,at
                                smulhi ar,as,at
                                                        MultiplySignedHigh
Div32 Option
 C2rst0h QUOU ar,as,at
                                                        Quotient Unsigned
                                udiv
                                        ar, as, at
 D2rst0h OUOS ar.as.at
                                                        Ouotient Signed
                                sdiv
                                        ar.as.at
 E2rst0h REMU ar,as,at
                                                        Remainder Unsigned
                                udivrem ar,as,at
 F2rst0h REMS ar,as,at
                                                        Remainder Signed
```

DSi Atheros Wifi - Xtensa CPU Optional Exception/Cache/MMU Opcodes

Interrupt Option

xchg at,ps,intlevel i Read/Set IntLevel 006it0h RSIL at, level waiti ps,intlevel i 007i00h WAITI level Set IntLevel and Wait

sdivrem ar, as, at

High-Priority Interrupt Option

003i10h	RFI	level	ret_i	level	RetFromHiPrioInt		
Exception (000000h 002080h 003000h 003100h 003200h 005000h	Option ILL EXCW RFE RFUE RFDE SYSCA	LL	ill xceptwa ret_e ret_ue ret_de syscal		Illegal Instruction Exception Wait RetFromException RetFromUserModeExcept RetFromDoubleExcept System Call		
Debug Opti 004xy0h F1E000h F1Es10h		imm4,imm4 ;s=???	break ret_do rer_dd	imm8 imm1	Breakpoint RetFromDebugOperat. RetFromDebugDispatch		
MemECC/I 003020h		Option	ret_me		RetFromMemError		
No Option E3rii0h F3iit0h		r,imm8 t,imm8	mov mov	ar,user[imm8] user[imm8],at	Read User Register WriteUserRegister		
	RITLB RITLB RDTLB RDTLB IITLB IDTLB PITLB PDTLB WITLB WDTLB SSOR Op L32AI	<pre>0 at,as 1 at,as 0 at,as 1 at,as as as at,as at,as at,as at,as at,as at,as at,as</pre>		at,itlb0[as] at,itlb1[as] at,dtlb0[as] at,dtlb1[as] itlb[as] dtlb[as] at,itlb[as] at,dtlb[as] itlb[as],at dtlb[as],at	Read InstTLB Virtual Read InstTLB Translat Read DataTLB Virtual Read DataTLB Translat Invalidate InstTLB Invalidate DataTLB Probe InstTLB Probe DataTLB Write InstTLB Entry Write DataTLB Entry Load 32bit Acquire		
-	Multiprocessor Conditional Store Option						
504s00h 50Cs00h 50Sst0h 50Dst0h 50Gst0h 50Est0h Multiproces iiBst2h iiFst2h	IITLB IDTLB PITLB PITLB WITLB WITLB SSOR OP L32AI S32RI	as as at,as at,as at,as at,as at,as otion at,as,i*4 at,as,imm*4 nditional Store O	inv inv probe probe mov mov mov_m probe	<pre>itlb[as] dtlb[as] at,itlb[as] at,dtlb[as] itlb[as],at dtlb[as],at dtlb[as],at</pre>	Invalidate InstTLB Invalidate DataTLB Probe InstTLB Probe DataTLB Write InstTLB Entry Write DataTLB Entry		

Data Cache Option

```
i07s82h DPFL
                as,imm4*16
                               cach dpfl
                                          [as+imm4*16] PrefetchAndLock *
 i27s82h
          DHU
                as,imm4*16
                               cach dhu
                                          [as+imm4*16] HitUnlock
 i37s82h DIU
                as,imm4*16
                               cach diu
                                          [as+imm4*16] Index Unlock
 i47s82h DIWB
                as,imm4*16
                               cach diwb
                                          [as+imm4*16] Index Writeback
 i57s82h DIWBI as,imm4*16
                               cach diwbi [as+imm4*16] Index WbInvali.
 ii7s02h
          DPFR
                as,imm8*4
                               cach dpfr
                                          [as+imm8*4] PrefetchForRead
 ii7s12h DPFW
                as,imm8*4
                               cach dpfw
                                          [as+imm8*4]
                                                      PrefetchForWrite
 ii7s22h DPFRO as,imm8*4
                               cach dpfro [as+imm8*4]
                                                       PrefetchForRdOnce
 ii7s32h DPFW0 as.imm8*4
                               cach dpfwo [as+imm8*4] PrefetchForWrOnce
 ii7s42h DHWB
                as,imm8*4
                               cach dhwb
                                          [as+imm8*4]
                                                      HitWriteback
 ii7s52h
          DHWBI as.imm8*4
                               cach dhwbi [as+imm8*4]
                                                      HitWritebackInv.
                as.imm8*4
                                          [as+imm8*4] HitInvalidate
 ii7s62h DHI
                               cach dhi
 ii7s72h DII
                as.imm8*4
                                          [as+imm8*4] Index Invalidate
                               cach dii
Instruction Cache Option
 i07sD2h IPFL as.imm4*16
                               cach ipfl [as+imm4*16] PrefetchAndLock *
 i27sD2h IHU as.imm4*16
                               cach ihu
                                          [as+imm4*16] Hit Unlock
 i37sD2h IIU as,imm4*16
                               cach iiu
                                          [as+imm4*16] Index Unlock
 ii7sC2h IPF as,imm8*4
                               cach ipf
                                          [as+imm8*4] Prefetch
                                          [as+imm8*4] Hit Invalidate
 ii7sE2h IHI as,imm8*4
                               cach ihi
 ii7sF2h III as,imm8*4
                               cach iii
                                          [as+imm8*4] Index Invalidate
Data/Instruction Cache Test Options
                               cach mov at,dCachTag[as] LoadDataCacheTag
 F18st0h LDCT at,as
                               cach mov at,iCachTag[as] LoadInstCacheTag
 F10st0h LICT
                at,as
                               cach mov at,iCachDta[as] LoadInstCacheWord
 F12st0h LICW
                at,as
                               cach mov dCachTag[as],at StoreDataCacheTag
          SDCT
 F19st0h
                at,as
                               cach mov iCachTag[as],at StoreInstCacheTag
 F11st0h SICT
                at,as
                               cach mov iCachDta[as], at StoreInstCacheWord
 F13st0h SICW at.as
Unknown
                                                       Unknown/Unspecified
 71xxx0h ACCER ...
                               accer ...
Custom Designer-Defined Opcode Option
 x6xxx0h CUST ...
                                                       DesignerDefinedOpcodes
                               cust ...
Simcall Option
  005100h SIMCALL
                               simcall
                                                       Non-HW Simulator-Call
```

DSi Atheros Wifi - Xtensa CPU Optional Floating-Point Opcodes

```
Float Option
 08rst0h LSX
                    fr,as,at
                                          fr, [as+at]
                                                          LoadSingleIndexed
                                 f mov
 ii0st3h
           LSI
                    ft,as,imm*4 f mov
                                          ft,[as+imm8*4] LoadSingleImmediate
 48rst0h SSX
                    fr,as,at
                                 f mov
                                          [as+at].fr
                                                          Store Single Indexed
                                          [as+imm8*4],ft Store Single Immedia.
 ii4st3h SSI
                    ft,as,imm*4 f mov
 18rst0h
           LSXU
                    fr, as, at
                                 f movupd fr,[as+at]
                                                          LoadSingleIndexed+Upd
                    ft,as,imm*4 f movupd ft,[as+imm8*4] LoadSingleImm+Update
 ii8st3h
          LSTU
 58rst0h
          SSXU
                                 f movupd [as+at].fr
                                                          Store Single Indx+Upd
                    fr.as.at
 iiCst3h SSIU
                    ft,as,imm*4 f movupd [as+imm8*4],ft Store Single Imm+Upd.
                    fr,fs,ft
 0Arst0h
          ADD.S
                                 f add
                                                          Add Single
                                            fr,fs,ft
 1Arst0h
           SUB.S
                    fr.fs.ft
                                            fr.fs.ft
                                                          Subtract Single
                                 f sub
 2Arst0h
          MUL.S
                    fr,fs,ft
                                 f mul
                                            fr,fs,ft
                                                         Multipy Single
                    fr,fs,ft
                                            fr,fs,ft
           MADD.S
 4Arst0h
                                 f muladd
                                                         Multiply+Add Single
 5Arst0h MSUB.S
                    fr,fs,ft
                                 f mulsub
                                            fr.fs.ft
                                                          Multiply+Sub Single
                                                         Round Single to Fixed
 8Arsi0h
           ROUND.S
                    ar,fs,imm4
                                f round
                                            ar, fs, pow4
           TRUNC.S ar,fs,imm4
 9Arsi0h
                                f trunc
                                                          TruncateSingleToFixed
                                            ar, fs, pow4
                                                         UnsignedTruncatetoFix
 EArsi0h
          UTRUNC.S ar, fs, imm4
                                 f utrunc
                                            ar, fs, pow4
 AArsi0h
           FLOOR.S ar,fs,imm4
                                 f floor
                                            ar, fs, pow4
                                                          FloorSingleToFixed
                                            ar,fs,pow4
 BArsi0h
          CEIL.S
                    ar, fs, imm4
                                 f ceil
                                                          Ceiling SingleToFixed
 CArsi0h
           FLOAT.S fr,as,imm4
                                 f float
                                            fr, as, frac4
                                                         ConvertFixedToSingle
 DArsi0h
          UFLOAT.S fr,as,imm4
                                 f ufloat
                                            fr, as, frac4
                                                         UnsignedFixedToSingle
 FArs00h
           MOV.S
                    fr,fs
                                 f mov
                                            fr, fs
                                                         Move Single
 FArs10h
           ABS.S
                                                          Absolute Value Single
                    fr,fs
                                 f abs
                                            fr, fs
 FArs40h
           RFR
                    ar,fs
                                 f mov
                                            ar, fs
                                                         Move FR to AR
           WFR
                                                         Move AR to FR
 FArs50h
                    fr,as
                                 f mov
                                            fr,as
           NEG.S
 FArs60h
                    fr,fs
                                            fr, fs
                                                          Negate Single
                                 f neg
 1Brst0h
           UN.S
                    br,fs,ft
                                            br,fs,ft
                                                          CompareSingle Unord
                                 f cmp un
                                 f cmp oeq
                                                         CompareSingle Equal
 2Brst0h
           0E0.S
                    br,fs,ft
                                            br,fs,ft
                                 f cmp ueq
                                            br,fs,ft
 3Brst0h
           UEO.S
                                                          CompareSingle UnordEq
                    br,fs,ft
 4Brst0h
           OLT.S
                    br,fs,ft
                                 f cmp olt
                                            br,fs,ft
                                                          CompareSingle OrdLt
 5Brst0h
          ULT.S
                    br.fs.ft
                                 f cmp ult
                                            br,fs,ft
                                                          CompareSingle UnorLt
                                            br,fs,ft
 6Brst0h
          OLE.S
                    br.fs.ft
                                 f cmp ole
                                                          CompareSingle OrdLt/Eq
 7Brst0h ULE.S
                    br,fs,ft
                                 f cmp ule
                                            br,fs,ft
                                                          CompareSingle UnorLtEq
          MOVEQZ.S fr,fs,at
                                                         Move Single if at=0
 8Brst0h
                                 f movz
                                            at, fr, fs
 9Brst0h MOVNEZ.S fr,fs,at
                                 f movnz
                                            at, fr, fs
                                                         Move Single if at<>0
 ABrst0h MOVLTZ.S fr,fs,at
                                                         Move Single if at<0
                                 f movs
                                            at, fr, fs
 BBrst0h
          MOVGEZ.S fr,fs,at
                                 f movns
                                            at, fr, fs
                                                         Move Single if at>=0
 CBrst0h MOVF.S
                    fr,fs,bt
                                            bt, fr, fs
                                                          Move Single if bt=0
                                 f movz
 DBrst0h MOVT.S
                    fr,fs,bt
                                 f movnz
                                            bt, fr, fs
                                                          Move Single if bt=1
pow4: (imm: opcode.bit7..4 = 0..15 aka (1 shl 0..15) aka 1..8000h)
frac4: (imm: opcode.bit7..4 = 0..15 aka (1 shr 0..15) aka 1..1/8000h)
```

DSi Atheros Wifi - Xtensa CPU Optional MAC16 Opcodes

MAC16 Option

```
mw = m0..m3
mx = m0..m1
my = m2..m3
as,at = a0..a15
acc = special register acchi(8bit):acclo(32bit)
700st4h UMUL.AA.LL as.at
                                       umul
                                               acc, as l, at l
                                                               ; Unsigned Mul
710st4h UMUL.AA.HL as,at
                                               acc,as h,at l
                                       umul
720st4h UMUL.AA.LH as,at
                                       umul
                                               acc, as l, at h
                                                               : acc=as*at
                                               acc, as h, at h
730st4h UMUL.AA.HH as,at
                                       umul
                                                                ;/
                                               acc,mx_l,my_l
24x0y4h MUL.DD.LL mx,my
                                       smul
25x0y4h MUL.DD.HL
                    mx, my
                                       smul
                                               acc,mx h,my l
                                                               ; Signed Mul
                                                               ; acc=mx*my
26x0v4h MUL.DD.LH
                    mx, my
                                       smul
                                               acc, mx l, my h
27x0y4h
        MUL.DD.HH
                                               acc,mx h,my h
                    mx,my
                                       smul
                                                               ;/
                                               acc,as l,my l
340sy4h MUL.AD.LL
                    as, my
                                       smul
                                                               ;\
                                               acc, as h, my l
350sy4h
         MUL.AD.HL
                    as, my
                                       smul
                                                               ; Signed Mul
360sy4h MUL.AD.LH
                                               acc, as l, my h
                    as, my
                                       smul
                                                               ; acc=as*my
                                               acc, as h, my h
370sy4h MUL.AD.HH
                    as, my
                                       smul
                                                               ;/
64x0t4h MUL.DA.LL
                    mx,at
                                       smul
                                               acc,mx l,at l
                                                                ;\
                                               acc,mx h,at l
65x0t4h MUL.DA.HL
                    mx,at
                                       smul
                                                               ; Signed Mul
                                               acc,mx l,at h
66x0t4h
         MUL.DA.LH mx,at
                                       smul
                                                               ; acc=mx*at
                                               acc, mx h, at h
67x0t4h MUL.DA.HH mx,at
                                       smul
                                                                ;/
                                               acc, as l, at l
        MUL.AA.LL
740st4h
                    as,at
                                       smul
                                                               ;\
                                               acc, as h, at l
750st4h MUL.AA.HL
                    as,at
                                       smul
                                                               ; Signed Mul
                                               acc, as l, at h
760st4h MUL.AA.LH
                    as,at
                                       smul
                                                               ; acc=as*at
770st4h
        MUL.AA.HH
                    as,at
                                       smul
                                               acc, as h, at h
                                                                ;/
28x0v4h MULA.DD.LL mx,my
                                       smuladd acc,mx l,my l
                                                               ;\
                                       smuladd acc, mx h, my l
                                                               ; Signed MulAdd
29x0v4h
        MULA.DD.HL mx.mv
2Ax0y4h MULA.DD.LH mx,my
                                       smuladd acc,mx l,my h
                                                               ; acc=acc+mx*my
2Bx0y4h MULA.DD.HH mx,my
                                       smuladd acc,mx h,my h
                                                               ;/
380sy4h MULA.AD.LL as,my
                                       smuladd acc.as l.mv l
                                                               :\
390sy4h MULA.AD.HL as,my
                                       smuladd acc, as h, my l
                                                               ; Signed MulAdd
3A0sy4h
         MULA.AD.LH as, my
                                       smuladd acc, as l, my h
                                                               ; acc=acc+as*my
3B0sy4h MULA.AD.HH as,my
                                       smuladd acc, as h, my h
                                                                ;/
                                       smuladd acc,mx l,at l
68x0t4h MULA.DA.LL mx,at
                                                               ;\
69x0t4h MULA.DA.HL mx,at
                                       smuladd acc,mx h,at l
                                                               ; Signed MulAdd
6Ax0t4h MULA.DA.LH mx,at
                                       smuladd acc,mx l,at h
                                                               : acc=acc+mx*at
6Bx0t4h MULA.DA.HH mx,at
                                       smuladd acc,mx h,at h
                                                                ;/
780st4h MULA.AA.LL as,at
                                       smuladd acc, as l, at l
                                                               ;\
790st4h
        MULA.AA.HL as,at
                                       smuladd acc, as h, at l
                                                               ; Signed MulAdd
7A0st4h MULA.AA.LH as,at
                                       smuladd acc, as l, at h
                                                                ; acc=acc+as*at
7B0st4h MULA.AA.HH as,at
                                       smuladd acc, as h, at h
```

```
2Cx0y4h MULS.DD.LL mx,my
                                        smulsub acc,mx l,my l
                                                                 ;\
 2Dx0y4h MULS.DD.HL mx,my
                                        smulsub acc,mx h,my l
                                                                 ; Signed MulSub
 2Ex0y4h MULS.DD.LH mx,my
                                        smulsub acc, mx l, my h
                                                                ; acc=acc-mx*my
 2Fx0y4h MULS.DD.HH mx,my
                                        smulsub acc, mx h, my h
                                                                 ;/
 3C0sy4h MULS.AD.LL as, my
                                        smulsub acc, as l, my l
                                                                ;\
 3D0sy4h MULS.AD.HL as,my
                                        smulsub acc, as h, my l
                                                                ; Signed MulSub
 3E0sy4h MULS.AD.LH as,my
                                        smulsub acc, as l, my h
                                                                ; acc=acc-as*my
 3F0sy4h MULS.AD.HH as,my
                                        smulsub acc, as h, my h
 6Cx0t4h MULS.DA.LL mx.at
                                        smulsub acc.mx l.at l
                                                                 :\
 6Dx0t4h MULS.DA.HL mx,at
                                        smulsub acc,mx h,at l
                                                                ; Signed MulSub
 6Ex0t4h MULS.DA.LH mx.at
                                        smulsub acc.mx l.at h
                                                                : acc=acc-mx*at
 6Fx0t4h MULS.DA.HH mx.at
                                        smulsub acc, mx h, at h
                                                                :/
 7C0st4h MULS.AA.LL as,at
                                        smulsub acc, as l, at l
                                                                ;\
 7D0st4h MULS.AA.HL as.at
                                        smulsub acc, as h, at l
                                                                : Sianed MulSub
 7E0st4h MULS.AA.LH as,at
                                        smulsub acc, as l, at h
                                                                 ; acc=acc-as*at
 7F0st4h MULS.AA.HH as,at
                                        smulsub acc, as h, at h
 80ws04h LDINC
                                                                 :Load+AutoInc
                      mw.as
                                        movupd mw.[as+4]
 90ws04h LDDEC
                                        movupd mw, [as-4]
                                                                 :Load+AutoDec
                      mw,as
Below opcodes are doing two separate things:
1. acc=acc+x*v :Signed MulAdd
2. as=as+/-4, mw=[as]; Load mw from memory (for use by NEXT opcode)
 08wsy4h MULA.DD.LL.LDINC mw,as,mx,my smuladd movupd acc,mx l,my l,mw,[as+4]
 09wsy4h MULA.DD.HL.LDINC mw,as,mx,my smuladd movupd acc,mx h,my l,mw,[as+4]
 0Awsy4h MULA.DD.LH.LDINC mw,as,mx,my smuladd movupd acc,mx l,my h,mw,[as+4]
 0Bwsy4h MULA.DD.HH.LDINC mw,as,mx,my smuladd movupd acc,mx h,my h,mw,[as+4]
 18wsy4h MULA.DD.LL.LDDEC mw,as,mx,my smuladd movupd acc,mx l,my l,mw,[as-4]
 19wsy4h MULA.DD.HL.LDDEC mw,as,mx,my smuladd movupd acc,mx h,my l,mw,[as-4]
 1Awsy4h MULA.DD.LH.LDDEC mw,as,mx,my smuladd movupd acc,mx l,my h,mw,[as-4]
 1Bwsv4h MULA.DD.HH.LDDEC mw.as.mx.mv smuladd movupd acc.mx h.mv h.mw.[as-4]
 48wst4h MULA.DA.LL.LDINC mw,as,mx,at smuladd movupd acc,mx l,at l,mw,[as+4]
 49wst4h MULA.DA.HL.LDINC mw,as,mx,at smuladd movupd acc,mx h,at l,mw,[as+4]
 4Awst4h MULA.DA.LH.LDINC mw,as,mx,at smuladd movupd acc,mx l,at h,mw,[as+4]
 4Bwst4h MULA.DA.HH.LDINC mw,as,mx,at smuladd movupd acc,mx h,at h,mw,[as+4]
 58wst4h MULA.DA.LL.LDDEC mw,as,mx,at smuladd movupd acc,mx l,at l,mw,[as-4]
 59wst4h MULA.DA.HL.LDDEC mw,as,mx,at smuladd movupd acc,mx h,at l,mw,[as-4]
 5Awst4h MULA.DA.LH.LDDEC mw,as,mx,at smuladd movupd acc,mx l,at h,mw,[as-4]
 5Bwst4h MULA.DA.HH.LDDEC mw,as,mx,at smuladd movupd acc,mx h,at h,mw,[as-4]
```

DSi Atheros Wifi - Xtensa CPU Opcode Encoding Tables

Xtensa Opcodes

Xtensa opcodes are 24bit wide (or 16bit for "narrow" opcodes), the opcodes consist of several 4bit fields (or 2bit, 8bit, 12bit, 16bit, 18bit fields in some cases):

```
23-20 19-16 15-12 11-8 7-4
                                Type
                           3-0
                                RŔŔ
op2
      op1
           r
                 S
                      t
                           0go
                                RRI4
imm4
      op1
                           0go
imm8----> r
                           0go
                                RRI8
imm16----> t
                           0go
                                RRI16
                                RSR
           rs----> t
                           0qo
op2
      op1
offset----> n
                           0go
                                CALL
cg2
                                CALLX
      op1
                      m n
                           0go
                                BRI8
imm8----> r
                 S
                      m n
                           0go
imm12----> s
                                BRI8
                      m n
                           op0
                                RRRN
                 S
                      t
                           0go
                                RI7 (bit7="i")
           imm.l s
                      imm.h op0
           imm.l s
                                RI6 (bit7="i", bit6="z")
                      imm.h op0
```

Xtensa Opcode Root- and Subtables (Summary)

Opcode decoding can be done in 4bit units, starting at the "op0" field, and then decoding further 4bit field(s) depending on the opcode. Decoding speed could be improved by grouping two 4bit fields into a 8bit field (eg. op2 and op1; that won't work out perfectly for all opcodes though).

```
R00T\
                               op0
R00T\QRST
                               op0=0, op1
                               op0=0, op1=0, op2
R00T\QRST\RST0
                               op0=0, op1=0, op2=0, r
R00T\QRST\RST0\ST0
                               op0=0, op1=0, op2=0, r=0, mn
ROOT\QRST\RSTO\STO\SNMO
ROOT\QRST\RSTO\STO\SYNC
                               op0=0, op1=0, op2=0, r=2, t
                               op0=0, op1=0, op2=0, r=3, t
ROOT\QRST\RSTO\STO\RFEI
ROOT\setminus RST\setminus RSTO\setminus STO\setminus RFEI\setminus RFET op 0=0, op 1=0, op 2=0, r=3, t=0, s
                               op0=0, op1=0, op2=4, r
R00T\QRST\RST0\ST1
R00T\QRST\RST0\TLB
                               op0=0, op1=0, op2=5, r
R00T\QRST\RST0\RT0
                               op0=0, op1=0, op2=6, s
                               op0=0, op1=1, op2
R00T\QRST\RST1
                               op0=0, op1=1, op2=F, r
ROOT\QRST\RST1\IMP
                               op0=0, op1=1, op2=F, r=E, t
ROOT\ORST\RST1\IMP\RFDX
                               op0=0, op1=2, op2
R00T\QRST\RST2
R00T\QRST\RST3
                               op0=0, op1=3, op2
                               op0=0, op1=8, op2
R00T\QRST\LSCX
R00T\QRST\LSC4
                               op0=0, op1=9, op2
ROOT\ORST\FP0
                               op0=0, op1=A, op2
ROOT\QRST\FP0\FP10P
                               op0=0, op1=A, op2=F, t
                               op0=0, op1=B, op2
ROOT\QRST\FP1
R00T\LSAI
                               op0=2, r
ROOT\LSAI\CACHE
                               op0=2, r=7, t
ROOT\LSAI\CACHE\DCE
                               op0=2, r=7, t=8, op1
                               op0=2, r=7, t=D, op1
ROOT\LSAI\CACHE\ICE
R00T\LSCI
                               op0=3, r
```

```
ROOT\MAC16
                             op0=4, op2
ROOT\MAC16\MACID
                             op0=4, op2=0, op1
ROOT\MAC16\MACCD
                             op0=4, op2=1, op1
ROOT\MAC16\MACDD
                             op0=4, op2=2, op1
                             op0=4, op2=3, op1
ROOT\MAC16\MACAD
ROOT\MAC16\MACIA
                             op0=4, op2=4, op1
ROOT\MAC16\MACCA
                             op0=4, op2=5, op1
ROOT\MAC16\MACDA
                             op0=4, op2=6, op1
                             op0=4, op2=7, op1
ROOT\MAC16\MACAA
ROOT\MAC16\MACI
                             op0=4, op2=8, op1
                             op0=4, op2=9, op1
ROOT\MAC16\MACC
                             op0=5, mn
ROOT\CALLN
ROOT\SI
                             op0=6, mn
                                         (and SI\BZ, SI\BI0, SI\BI1)
ROOT\SI\BI1\B1
                             op0=6, mn=7, r
R00T\B
                             op0=7, r
R00T\ST2
                             op0=C, t
R00T\ST3
                             op0=D, r
R00T\ST3\S3
                             op0=D, r=F, t
```

Xtensa Opcode Root- and Subtables (Complete)

Below is showing the whole opcode "tree", starting with the root table (indexed via op0). Entries with "-->" are referencing to child tables, the other entries are indicating the actual opcodes (or reserved opcodes). The lower-case suffices are somewhat indicating optional opcodes.

R00T\	ROOT\QRST	ROOT\QRST\RS	ROOT\QRST\RST0\ST0
op0	op1	op2	r
0> QRST	> RST0	> ST0	> SNM0
1 L32R	> RST1	AND	MOVSP
2> LSAI	> RST2	0R	> SYNC
3> LSCIp	> RST3	X0R	> RFEIx
4> MAC16d	EXTUI ;\	> ST1	BREAKx
5> CALLN	EXTUI ;/	> TLB	SYSCALLx
6> SI	CUSTO ;\	> RT0	RSILx
7> B	CUST1 ;/	reserved	WAITI \times (t=0)
8 L32I.Nn ;\		ADD	ANY4p
9 S32I.Nn ;	> LSC4	ADDX2	ALL4p
A ADD.Nn ; narrow	> FP0f	ADDX4	ANY8p
B ADDI.Nn ; 16bit	> FP1f	ADDX8	ALL8p
C> ST2n ;	reserved	SUB	reserved
D> ST3n ;/	reserved	SUBX2	reserved
E reserved	reserved	SUBX4	reserved
F reserved	reserved	SUBX8	reserved
\RST0\ST0\SNM0	\RST0\ST0\SYNC	\RST0\ST0\RFEI	\ST0\RFEI\RFET
mn	t	t	S
0 ILL ;\	ISYNC	> RFETx	RFEx

<pre>1 reserved ; ILL 2 reserved ; 3 reserved ;/ 4 reserved ;\ 5 reserved ; N/A 6 reserved ;/ 8 RET ;\ 9 RETWw ; JR A JX ; B reserved ;/ C CALLX0 ;\ D CALLX4w ; CALLX E CALLX8w ; F CALLX12w ;/</pre>	RSYNC ESYNC DSYNC reserved reserved reserved EXCW reserved reserved reserved MEMW EXTW reserved NOP/reserved	RFIx RFME (s=0) reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved	RFUEx RFDEx reserved RFWOw RFWUW reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved
\RSTO\ST1 r 0 SSR (t=0) 1 SSL (t=0) 2 SSA8L (t=0) 3 SSA8B (t=0) 4 SSAI (t=0) 5 reserved 6 RER 7 WER 8 ROTWw (s=0) 9 reserved A reserved A reserved C reserved C reserved E NSAU F NSAU	\RST0\TLB r reserved reserved RITLB0 IITLB (t=0) PITLB WITLB RITLB1 reserved reserved reserved RDTLB0 IDTLB (t=0) PDTLB WDTLB RDTLB1	\RSTO\RTO s NEG ABS reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved	ROOT\QRST\RST1 op2 SLLI;\ SLLI;/ SRAI;\ SRAI;\ SRAI;- reserved XSR> ACCER (?) SRC SRL (s=0) SLL (t=0) SRA (s=0) MUL16U MUL16S reserved> IMP
\RST1\IMP r 0 LICT 1 SICT 2 LICW 3 SICW 4 reserved 5 reserved 6 reserved	\RST1\IMP\RFDX t RFDO (s=0) RFDD (s=0,1) reserved reserved reserved reserved reserved	ROOT\QRST\RST2 op2 ABDBp ANDBCp ORBp ORBCp XORBp reserved reserved	ROOT\QRST\RST3 op2 RSR WSR SEXTU CLAMPSU MINU MAXU MINUU

7 reserved 8 LDCT 9 SDCT A reserved B reserved C reserved D reserved E> RFDX F reserved	reserved reserved reserved reserved reserved reserved reserved reserved reserved	reserved MULLi reserved MULUHi MULSHi QUOUi QUOSi REMUi REMSi	MAXUU MOVEQZ MOVNEZ MOVLTZ MOVGEZ MOVFp MOVTp RUR WUR
ROOT\QRST\LSCX op2 0 LSXf 1 LSXUf 2 reserved 3 reserved 4 SSXf 5 SSXUf 6 reserved 7 reserved 8 reserved 9 reserved A reserved C reserved C reserved E reserved F reserved F reserved	ROOT\QRST\LSC4 op2 L32E reserved reserved reserved S32E reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved	ROOT\QRST\FPO op2 ADD.Sf SUB.Sf MUL.Sf reserved MADD.Sf MSUB.Sf reserved reserved ROUND.Sf TRUNC.Sf FLOOR.Sf CEIL.Sf FLOAT.Sf UTRUNC.Sf> FP10Pf	ROOT\QRST\FP0\FP10P t MOV.Sf ABS.Sf reserved reserved RFRf WFRf NEG.Sf reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved
ROOT\QRST\FP1 op2 0 reserved 1 UN.Sf 2 OEQ.Sf 3 UEQ.Sf 4 OLT.Sf 5 ULT.Sf 6 OLE.Sf 7 ULE.Sf 8 MOVEQZ.Sf 9 MOVNEZ.Sf A MOVLTZ.Sf B MOVGEZ.Sf C MOVF.Sf	ROOT\LSAI r L8UI L16UI L32I reserved S8I S16I S32I> CACHEc reserved L16SI MOVI L32AIy ADDI	ROOT\LSAI\CACHE t DPFRC DPFWC DPFWOC DPFWOC DHWBC DHWBIC DHIC DIIC> DCEC reserved reserved IPFC	\CACHE\DCE op1 DPFLl reserved DHUl DIUl DIWBc DIWBIc reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved

D MOVT.Sf E reserved F reserved	ADDMI S32C1Iy S32RIy	> ICEc IHIc IIIc	reserved reserved reserved
\CACHE\ICE op1 0 IPFL1 1 reserved 2 IHU1 3 IIU1 4 reserved 5 reserved 6 reserved 7 reserved 8 reserved 9 reserved A reserved B reserved C reserved C reserved E reserved F reserved F reserved	ROOT\LSCI r LSIf reserved reserved reserved SSIf reserved reserved LSIUf reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved	ROOT\CALLN mn CALL0 ;\ CALL4 ; CALL8 ; CALL12 ;/ CALL0 ;\ CALL4 ; CALL8 ; CALL12 ;/ CALL0 ;\ CALL4 ; CALL4 ; CALL4 ; CALL4 ; CALL4 ; CALL4 ; CALL4 ; CALL4 ; CALL8 ; CALL12 ;/ CALL12 ;/ CALL0 ;\ CALL12 ;/ CALL0 ;\ CALL12 ;/ CALL12 ;/ CALL12 ;/	ROOT\SI mn J BEQZ BEQI ENTRYW J BNEZ BNEI> B1 J BLTZ BLTI BLTUI J BGEZ BGEI BGEUI
ROOT\SI\BI1\B1 r 0 BFp 1 BTp 2 reserved 3 reserved 4 reserved 5 reserved 6 reserved 7 reserved 8 LOOP 9 LOOPNEZ A LOOPGTZ B reserved C reserved C reserved D reserved E reserved F reserved	ROOT\B r BNONE BEQ BLT BLTU BALL BBC BBCI;\ BBCI;/ BANY BNE BGE BGEU BNALL BBS BBSI;\ BBSI;/	ROOT\ST2 t MOVI.Nn; MOVI.Nn; MOVI.Nn; MOVI.Nn; MOVI.Nn; MOVI.Nn; MOVI.Nn; MOVI.Nn; MOVI.Nn; BEQZ.Nn; BEQZ.Nn; BEQZ.Nn; BEQZ.Nn; BEQZ.Nn; BEQZ.Nn; BEQZ.Nn; BNEZ.Nn; BNEZ.Nn; BNEZ.Nn;	ROOT\ST3 r MOV.Nn reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved
ROOT\ST3\S3 t	ROOT\MAC16 op2	ROOT\MAC16\MACI	ROOT\MAC16\MACC

0	RET.Nn	> MACID	LDINC	LDDEC
1	RETW.Nwn	> MACCD	reserved	reserved
2	BREAK.Nn	> MACDD	reserved	reserved
3	NOP.Nn	> MACAD	reserved	reserved
4	reserved	> MACIA	reserved	reserved
5	reserved	> MACCA	reserved	reserved
6	ILL.Nn	> MACDA	reserved	reserved
7	reserved	> MACAA	reserved	reserved
8	reserved	> MACI	reserved	reserved
9	reserved	> MACC	reserved	reserved
Α	reserved	reserved	reserved	reserved
В	reserved	reserved	reserved	reserved
C	reserved	reserved	reserved	reserved
D	reserved	reserved	reserved	reserved
Ε	reserved	reserved	reserved	reserved
F	reserved	reserved	reserved	reserved
	ROOT\MAC16\MACID	ROOT\MAC16\MACCD	ROOT\MAC16\MACIA	ROOT\MAC16\MACCA
	op1	op1	op1	op1
0	reserved	reserved	reserved	reserved
1	reserved	reserved	reserved	reserved
2	reserved	reserved	reserved	reserved
3	reserved	reserved	reserved	reserved
4	reserved	reserved	reserved	reserved
5	reserved	reserved	reserved	reserved
	reserved	reserved	reserved	reserved
	reserved	reserved	reserved	reserved
8	MULA.DD.LL.LDINC	MULA.DD.LL.LDDEC	MULA.DA.LL.LDINC	MULA.DA.LL.LDDEC
	MULA.DD.HL.LDINC	MULA.DD.HL.LDDEC	MULA.DA.HL.LDINC	MULA.DA.HL.LDDEC
	MULA.DD.LH.LDINC	MULA.DD.LH.LDDEC	MULA.DA.LH.LDINC	MULA.DA.LH.LDDEC
	MULA.DD.HH.LDINC	MULA.DD.HH.LDDEC	MULA.DA.HH.LDINC	MULA.DA.HH.LDDEC
C	reserved	reserved	reserved	reserved
D	reserved	reserved	reserved	reserved
Ε	reserved	reserved	reserved	reserved
F	reserved	reserved	reserved	reserved
	ROOT\MAC16\MACDD	ROOT\MAC16\MACAD	ROOT\MAC16\MACDA	ROOT\MAC16\MACAA
_	op1	op1	op1	op1
	reserved	reserved	reserved	UMUL.AA.LL
	reserved	reserved	reserved	UMUL.AA.HL
	reserved	reserved	reserved	UMUL.AA.LH
	reserved	reserved	reserved	UMUL.AA.HH
	MUL.DD.LL	MUL.AD.LL	MUL.DA.LL	MUL.AA.LL
5	MUL.DD.HL	MUL.AD.HL	MUL.DA.HL	MUL.AA.HL

_	MUL.DD.LH	MUL.AD.LH	MUL.DA.LH	MUL.AA.LH
-	MUL.DD.HH	MUL.AD.HH	MUL.DA.HH	MUL.AA.HH
8	MULA.DD.LL	MULA.AD.LL	MULA.DA.LL	MULA.AA.LL
9	MULA.DD.HL	MULA.AD.HL	MULA.DA.HL	MULA.AA.HL
Α	MULA.DD.LH	MULA.AD.LH	MULA.DA.LH	MULA.AA.LH
В	MULA.DD.HH	MULA.AD.HH	MULA.DA.HH	MULA.AA.HH
C	MULS.DD.LL	MULS.AD.LL	MULS.DA.LL	MULS.AA.LL
D	MULS.DD.HL	MULS.AD.HL	MULS.DA.HL	MULS.AA.HL
Ε	MULS.DD.LH	MULS.AD.LH	MULS.DA.LH	MULS.AA.LH
F	MULS.DD.HH	MULS.AD.HH	MULS.DA.HH	MULS.AA.HH

DSi Atheros Wifi - Internal Memory Map

Overall Memory Map (Internal Xtensa memory)

Internal Memory contains I/O Ports, ROM, and RAM. Arranged as so:

```
00000000h I/O Ports
```

000E0000h ROM ;\as so on AR6002 (other AR60xx chips may use

00100000h RAM ;/slightly different addresses).

The whole memory is repeated every 400000h bytes (4MByte), this is just dumb mirroring (although Atheros is referring to it as "virtual memory"). The first three mirrors (in first 12Mbytes) are commonly used as so:

```
00000000h..003FFFFh used for I/O Port read/write ;1st mirror 00400000h..007FFFFh used for ROM and RAM data read/write ;2nd mirror 00800000h..00BFFFFh used for ROM and RAM opcode read ;3rd mirror 00C00000h..FFFFFFFh normally unused ;4th..1024th
```

Unknown how far it is really required to use the mirrors that way. The different areas might be related to different access rights, or caching (although the AR6002/AR6003/AR6004 chips don't have any cache at all).

The AR6002 BIOS does usually read ROM data from 4E0000h..4F3FFFh, however, in one case it's accidently reading ROM data from 8EEFF8h..8EF73Bh, so that's apparently possible & working, too.

Using WINDOW_DATA to read memory works well for address 00000000h..FFFFFFFh (apart from some dangerous read-locations in the I/O area; as well as mirrors of those I/O locations).

RAM/ROM address/size, IDs, and various stuff for different chips

	, ,				
AR60xx chip name	AR6002	AR6003	AR6004	AR6013	AR6014
AR6002 rev alias	REV2	REV4	REV6	?	?
hw name	hw2	hw4	hw6	hw?	hw?
Nintendo DSi/3DS	Old DSi	N/A	N/A	New DSi	3DS/New3DS
Wifi Board	DWM-W015	N/A	N/A	DWM-W024	DWM-W028
SPI FLASH ID Byte	01h	N/A	N/A	02h	03h
SPI FLASH Size	128K	N/A	N/A	?	?
I2C EEPROM SizeUsed	300h	?	?	?	?

ROM Size (Kbyte)	80K	256K	512K	?	?
RAM Size (Kbyte)	184K	256K	256-288K?	128K?	?
IRAM Size (Kbyte)	N/A	N/A	160K?	?	?
ROM ID version	2.0.0.392	?	?	2.3.0.36	?
Firmware version	2.1.0.123	?	?	2.3.0.108	?
ROM Base	0E0000h	0E0000h	100000h	0E0000h	?
ROM Reset Entry	8E0000h	?	?	?	?
RAM Base	100000h	140000h?	000000h??	120000h?	?
RAM Host Interest	500400h	540600h	400600h??	520000h	?
RAM Start or Free	502400h	?	?	524C00h	?
RAM BMI_DONE Entry	515000h	?	?	?	?
CPU Litbase	52F000h+1	?	?	54C000h+1	?
IRAM Base	N/A	N/A	998000h	?	?
ROM Size (hex)	14000h	40000h	80000h	?	?
RAM Size (hex)	2E000h	40000h	4xxxxh?	20000h?	?
ROM ID hex	20000188h	?	?	23000024h	?
Firm ID hex	2100007Bh	?	?	2300006Ch	?
CHIP_ID used	02000001h	?	?	0D000000h	?
CHIP_ID alternate?	02010001h	?	?	0D00000xh	?
BB_D2_CHIP_ID	has any?	?	?	?	?

Special ROM Addresses

There are only a few ROM locations with fixed/standarized addresses:

Entrypoint: ROM_Base+0
Exception Vectors: ROM_Base+xxx ?
DataSet Address: ROM_Base+ROM_Size-8

MBIST Cksum: ROM Base+ROM Size-4 ;MBIST = memory built-in-self-test ?

The firmware may call ROM functions, but the firmware code must be matched to specific ROM versions: There is some call table in RAM, allowing to call (or change) function vectors, but the table's location/indices vary for different ROM versions. The RAM table doesn't contain entries for all ROM functions though, so the firmware must use hardcoded addresses (like "8E35A0h") for functions that aren't in the table.

Note that it's possible to patch ROM via TCAM/BCAM registers.

Special RAM Addresses

The first some kilobytes of RAM contain stuff like stack, call table, variables, and host interest area (but the exact addresses of that regions depend on the ROM version).

The remaining RAM could be more or less freely used by the firmware (whereas, one should probably use ROM's memory allocation function for that purpose). The CPU's "litbase" is dictacted by the ROM, so the firmware must adapt its literal pool offsets to that value. The default BMI_DONE entrypoint is also dictated by the ROM (although one could override it if neccessary).

Hardware I/O Addresses

The hardware I/O addresses are defined in source code folder "include\AR6002\hw*". Whereas, the folder is called "AR6002", but it does also contain

defintions for AR6003 and AR6004. In a similar fashion, the source code does also contain definitions like AR6002_REVn, whereas some of that "AR6002 revisions" are actually referring to AR6003 and AR6004. The naming scheme appears to be as so:

```
AR6002 = AR6002_REV2 = include\AR6002\hw2.0
AR6003 = AR6002_REV4 = include\AR6002\hw4.0
AR6004 = AR6002_REV6 = include\AR6002\hw6.0
```

The above folders are included in all source code versions (newer atheros code from 2010 is definetly no longer compatible with the DSi's AR6002 firmware, however, concerning the hardware definitions, the "hw2.0" folder appears to have stayed intact and should be still compatible with real hardware, even in newer source code versions).

However, there are at least two different "hw4.0" versions, the newer one containing some additional registers, and some changed register addresses. There's also some AR6002_REV42 definition in some files, which might be related to that "hw4.0" variant. Current theory would be that "hw4.0" means AR6003, and the newer "hw4.0" should be actually "hw4.2" and means some different chip with unknown name. Or whatever.

There's also a "include\AR6002\hw" folder, this is just some useless dupe, containing the exact same files as "include\AR6002\hw2.0".

There's also something called "MCKINLEY", which seems to same (or similar) as "AR6004".

The actual files in the above folders are containing some very ugly bloated auto-generated definitions, definetly not suitable for human reading (except by using some software parser for extracting relevant definitions).

DSi Atheros Wifi - Internal I/O Map Summary (hw2.0)

Overall Summary (hw2.0)

```
Clock/RTC Registers (rtc reg.h) (hw2.0)
004000h 1C4h
               Memory Controller (TCAM) (vmc reg.h) (hw2.0)
008000h 208h
                Serial UART (uart reg.h) (hw2.0)
00C000h 40h
                Serial I2C/SPI Interface (si reg.h) (hw2.0)
010000h 18h
               GPIO Registers (gpio reg.h) (hw2.0)
0140F4h 4
               MBOX Registers (mbox reg.h) (hw2.0)
018000h 114h
               HOST IF WINDOW (mbox reg.h) (hw2.0)
01A000h 2000h
                Analog Intf Registers (analog reg.h) (hw2.0)
01C000h 64h
01C080h 10h
                Analog Intf Registers (analog intf reg.h) (hw2.0)
               MAC DMA maybe, if any ?
020000h ?
               MAC PCU Registers (mac pcu.h) (hw2.0)
028000h 1800h
029800h ?
                BB/LC maybe, if any ?
```

Clock/RTC Registers (rtc reg.h) (hw2.0)

```
004000h 4 (WLAN_)RESET_CONTROL
004004h 4 (WLAN_)XTAL_CONTROL
004008h 4 (WLAN_)TCXO_DETECT
00400Ch 4 (WLAN_)XTAL_TEST
004010h 4 (WLAN_)QUADRATURE
004014h 4 (WLAN_)PLL_CONTROL
```

```
004018h 4
                 (WLAN )PLL SETTLE
00401Ch 4
                 (WLAN )XTAL SETTLE
                 (WLAN ) CPU CLOCK
004020h 4
004024h 4
                 (WLAN ) CLOCK OUT
                 (WLAN )CLOCK CONTROL
004028h 4
                 (WLAN ) BIAS OVERRIDE
00402Ch 4
004030h 4
                 (WLAN )WDT CONTROL
                                                 ;\
004034h 4
                 (WLAN ) WDT STATUS
                                                   Watchdog Timer
004038h 4
                 (WLAN )WDT
00403Ch 4
                 (WLAN )WDT COUNT
004040h 4
                 (WLAN )WDT RESET
                                                 :-Interrupt Status
004044h 4
                 (WLAN ) INT STATUS
                 (WLAN )LF TIMER0
004048h 4
                 (WLAN ) LF TIMER COUNTO
                                                 ; Low-Freq Timer
00404Ch 4
004050h 4
                 (WLAN )LF TIMER CONTROLO
004054h 4
                 (WLAN ) LF TIMER STATUSO
                 (WLAN ) LF TIMER1
004058h 4
                                                   Low-Freg Timer
00405Ch 4
                 (WLAN ) LF TIMER COUNT1
                 (WLAN ) LF TIMER CONTROL1
004060h 4
                 (WLAN ) LF TIMER STATUS1
004064h 4
                                                 ;/
                 (WLAN )LF TIMER2
004068h 4
                 (WLAN )LF TIMER COUNT2
                                                 ; Low-Freq Timer
00406Ch 4
                 (WLAN ) LF TIMER_CONTROL2
004070h 4
                 (WLAN ) LF TIMER STATUS2
004074h 4
                 (WLAN ) LF TIMER3
004078h 4
                 (WLAN ) LF TIMER_COUNT3
                                                 ; Low-Freg Timer
00407Ch 4
004080h 4
                 (WLAN ) LF TIMER CONTROL3
004084h 4
                 (WLAN ) LF TIMER STATUS3
                 (WLAN ) HF TIMER
004088h 4
                 (WLAN ) HF TIMER COUNT
                                                 ; High-Freq Timer
00408Ch 4
                 (WLAN ) HF LF COUNT
                                          ;<--
004090h 4
                 (WLAN ) HF TIMER CONTROL
004094h 4
004098h 4
                 (WLAN ) HF TIMER STATUS
                 (WLAN ) RTC CONTROL
00409Ch 4
                 (WLAN ) RTC TIME
0040A0h 4
0040A4h 4
                 (WLAN )RTC DATE
                                                   Real-Time Clock
0040A8h 4
                 (WLAN )RTC SET TIME
0040ACh 4
                 (WLAN ) RTC SET DATE
0040B0h 4
                 (WLAN ) RTC SET ALARM
0040B4h 4
                 (WLAN )RTC CONFIG
0040B8h 4
                 (WLAN )RTC ALARM STATUS
0040BCh 4
                 (WLAN ) UART WAKEUP
0040C0h 4
                 (WLAN ) RESET CAUSE
0040C4h 4
                 (WLAN )SYSTEM SLEEP
                 (WLAN )SDIO WRAPPER
0040C8h 4
```

```
0040CCh 4
                  (WLAN )MAC SLEEP CONTROL
 0040D0h 4
                  (WLAN )KEEP AWAKE
                  (WLAN )LPO CAL TIME
 0040D4h 4
 0040D8h 4
                  (WLAN )LPO INIT DIVIDEND INT
                  (WLAN )LPO INIT DIVIDEND FRACTION
 0040DCh 4
                  (WLAN )LPO CAL
 0040E0h 4
 0040E4h 4
                  (WLAN ) LPO CAL TEST CONTROL
                  (WLAN ) LPO CAL TEST STATUS
 0040E8h 4
                                                        ;/
 0040ECh 4
                  (WLAN )CHIP ID
 0040F0h 4
                  (WLAN ) DERIVED RTC CLK
                  MAC PCU SLP32 MODE
 0040F4h 4
                  MAC PCU SLP32 WAKE
 0040F8h 4
                  MAC PCU SLP32 INC
 0040FCh 4
                  MAC PCU SLP MIB1
 004100h 4
                  MAC PCU SLP MIB2
 004104h 4
                  MAC PCU SLP MIB3
 004108h 4
                  MAC PCU SLP BEACON
                                               :<-- hw2.0 only (not hw4.0)
 00410Ch 4
 004110h 4
                  (WLAN ) POWER REG
                                               ;\located here in hw2.0
                  (WLAN ) CORE CLK CTRL
 004114h 4
                                               ;\
 004118h 1x8
                  PAD0
 004120h 4x8
                  SDIO SETUP CIRCUIT[8]
 004140h 4
                  SDIO SETUP CONFIG
                  CPU SETUP CONFIG
                                                 hw2.0 only (not hw4.0)
 004144h 4
                  PAD1
 004148h 1x24
                  CPU SETUP CIRCUIT[8]
 004160h 4x8
                  BB SETUP CONFIG
 004180h 4
 004184h 1x28
                  PAD2
 0041A0h 4x8
                  BB SETUP CIRCUIT[8]
                  (WLAN )GPIO WAKEUP CONTROL ;-located here in hw2.0
 0041C0h 4
Memory Controller (vmc reg.h) (hw2.0)
                  (WLAN )MC TCAM VALID[0..31]
  008000h 4x32
 008080h 4x32
                                                        : ROM Patches
                  (WLAN )MC TCAM MASK[0..31]
 008100h 4x32
                  (WLAN )MC TCAM COMPARE[0..31]
                  (WLAN )MC TCAM TARGET[0..31]
                                                       ;/
 008180h 4x32
 008200h 4
                  (WLAN )ADDR ERROR CONTROL
                                                       ;\ADDR ERROR
 008204h 4
                  (WLAN ) ADDR ERROR STATUS
Serial UART (uart reg.h) (hw2.0)
                  (WLAN UART ) RBR - RX Data FIFO (R)
  00C000h 4
                                                                  (when DLAB=0)
 00C000h 4
                  (WLAN UART )THR - TX Data FIFO (W)
                                                                  (when DLAB=0)
 00C000h 4
                  (WLAN UART )DLL - Baudrate Divisor LSB (R/W) (when DLAB=1)
                  (WLAN UART ) IER - Interrupt Control (R/W)
 00C004h 4
                                                                  (when DLAB=0)
                  (WLAN_UART_)DLH - Baudrate Divisor MSB (R/W) (when DLAB=1)
 00C004h 4
```

```
00C008h 4
                   (WLAN UART ) IIR - Interrupt Status (R)
  00C008h 4
                  (WLAN UART )FCR - FIFO Control (W)
                  (WLAN UART ) LCR - Character Format Control (R/W)
  00C00Ch 4
  00C010h 4
                  (WLAN UART ) MCR - Handshaking Control (R/W)
                  (WLAN UART )LSR - RX/TX Status (R) (W=don't do)
  00C014h 4
                  (WLAN UART )MSR - Handshaking Status (R) (W=don't do)
  00C018h 4
  00C01Ch 4
                  (WLAN UART ) SCR - Scratch (R/W)
  00C020h 4
                   (WLAN UART )SRBR - (mirror of RBR?)
                                                                (when DLAB=0?)
  00C024h 1x4
                  PAD0
  00C028h 4
                  (WLAN UART )SIIR - (mirror or IIR?)
                  (WLAN UART ?) MWR - Whatever "M Write Register?"
  00C02Ch 4
  00C030h 1x4
                  PAD1
                  (WLAN UART )SLSR - (mirror or LSR?) <-- used by AR6002 ROM
  00C034h 4
  00C038h 4
                  (WLAN UART )SMSR - (mirror of MSR?)
  00C03Ch 4
                  (WLAN UART ?)MRR - Whatever "M Read Register?"
Serial I2C/SPI Interface (si reg.h) (hw2.0)
  010000h 4
                  SI CONFIG
  010004h 4
                  SI CS
                  SI TX DATA0
  010008h 4
                  SI TX DATA1
  01000Ch 4
  010010h 4
                  SI RX DATA0
  010014h 4
                  SI RX DATA1
GPIO Registers (gpio reg.h) (hw2.0)
  014000h 4
                  (WLAN )GPIO OUT
                                            ;\GPIO Output Data
                  (WLAN )GPIO OUT W1TS
                                            ; (direct, and Write-1-To-Set/Clr)
  014004h 4
                  (WLAN ) GPIO OUT W1TC
  014008h 4
                   (WLAN )GPIO ENABLE
                                            ;\GPIO Output Enable
  01400Ch 4
                                            ; (direct, and Write-1-To-Set/Clr)
                  (WLAN )GPIO ENABLE W1TS
  014010h 4
                  (WLAN )GPIO ENABLE W1TC ;/
  014014h 4
  014018h 4
                  (WLAN )GPIO IN
                                            :-GPIO Input
                  (WLAN )GPIO STATUS
                                            :\GPIO Interrupt Status
  01401Ch 4
  014020h 4
                  (WLAN )GPIO STATUS W1TS ; (direct, and Write-1-To-Set/Clr)
  014024h 4
                  (WLAN )GPIO STATUS W1TC ;/
  014028h 4
                   (WLAN )GPIO PINO
                                      :GPI00 Bluetooth coex BT PRIORITY
  01402Ch 4
                  (WLAN )GPIO PIN1
                                      ;GPI01 Bluetooth coex WLAN ACTIVE
  014030h 4
                  (WLAN )GPIO PIN2
                                      ;GPI02 Bluetooth coex BT FREQUENCY
  014034h 4
                  (WLAN )GPIO PIN3
                                      ;GPIO3 Bluetooth coex BT ACTIVE
                  (WLAN )GPIO PIN4
  014038h 4
                                      ;GPI04 SDI0/GSPI interface select
  01403Ch 4
                  (WLAN )GPIO PIN5
                                      ;GPI05 SDIO/GSPI interface select
  014040h 4
                  (WLAN )GPIO PIN6
                                      ;GPI06
  014044h 4
                  (WLAN )GPIO PIN7
                                      ;GPIO7 TRST for JTAG debug
                  (WLAN )GPIO PIN8
  014048h 4
                                      ;GPI08 external 32kHz clock in
```

```
01404Ch 4
                (WLAN )GPIO PIN9
                                    ;GPI09 I2C SCL or SPI CLK
014050h 4
                (WLAN )GPIO PIN10
                                    ;GPI010 I2C SDA or SPI MISO
014054h 4
                (WLAN )GPIO PIN11
                                   GPI011 UART RXD or SPI MOSI
014058h 4
                (WLAN )GPIO PIN12
                                   ;GPI012 UART TXD or SPI /CS
                                   ;GPI013 Reset in for JTAG debug
                (WLAN )GPIO PIN13
01405Ch 4
                (WLAN )GPIO PIN14
014060h 4
                                   GPI014 UART CTS
014064h 4
                (WLAN )GPIO PIN15
                                  GPI015 UART RTS
014068h 4
                (WLAN )GPIO PIN16
                                   ;GPI016 -
                (WLAN )GPIO PIN17 :GPIO17 -
01406Ch 4
014070h 4
                SDIO PIN
                           - Config: Pad Pull/Strength
                CLK REO PIN - Config: Pad Pull/Strength/AteOeLow
014074h 4
                (WLAN )SIGMA DELTA
014078h 4
01407Ch 4
                (WLAN ) DEBUG CONTROL
                (WLAN ) DEBUG INPUT SEL
014080h 4
                (WLAN ) DEBUG OUT
014084h 4
014088h 4
                LA CONTROL
                LA CLOCK
01408Ch 4
014090h 4
                LA STATUS
014094h 4
                LA TRIGGER SAMPLE
014098h 4
                LA TRIGGER POSITION
01409Ch 4
                LA PRE TRIGGER
0140A0h 4
                LA POST TRIGGER
                LA FILTER CONTROL
0140A4h 4
0140A8h 4
                LA FILTER DATA
                LA FILTER WILDCARD
0140ACh 4
0140B0h 4
                LA TRIGGERA DATA
0140B4h 4
                LA TRIGGERA WILDCARD
0140B8h 4
                LA TRIGGERB DATA
                LA TRIGGERB WILDCARD
0140BCh 4
0140C0h 4
                LA TRIGGER
                LA FIFO
0140C4h 4
                LA[0..1]
0140C8h 4x2
0140D0h 4
                ANT PIN
                            - Config: Pad Pull/Strength
                ANTD PIN
                            - Config: Pad Pull
0140D4h 4
                GPIO PIN
                            - Config: Pad Pull/Strength
0140D8h 4
                GPIO H PIN - Config: Pad Pull
0140DCh 4
                            - Config: Pad Pull/Strength
0140E0h 4
                BT PIN
                BT WLAN PIN - Config: Pad Pull
0140E4h 4
                SI UART PIN - Config: Pad Pull/Strength
0140E8h 4
                CLK32K PIN - Config: Pad Pull
0140ECh 4
                (WLAN ) RESET TUPLE_STATUS
0140F0h 4
```

MBOX Registers (mbox reg.h) (hw2.0)

018000h 4x4 (WLAN)MBOX FIFO[0..3]

```
018010h 4
                   (WLAN )MBOX FIFO STATUS
  018014h 4
                   (WLAN )MBOX DMA POLICY
                   (WLAN )MBOXO DMA RX DESCRIPTOR BASE
  018018h 4
  01801Ch 4
                   (WLAN )MBOXO DMA RX CONTROL
  018020h 4
                   (WLAN )MBOXO DMA TX DESCRIPTOR BASE
  018024h 4
                   (WLAN )MBOXO DMA TX CONTROL
  018028h 4
                   (WLAN ) MBOX1 DMA RX DESCRIPTOR BASE
  01802Ch 4
                   (WLAN ) MBOX1 DMA RX CONTROL
                   (WLAN )MBOX1 DMA TX DESCRIPTOR BASE
  018030h 4
  018034h 4
                   (WLAN )MBOX1 DMA TX CONTROL
                   (WLAN )MBOX2 DMA RX DESCRIPTOR BASE
  018038h 4
  01803Ch 4
                   (WLAN )MBOX2 DMA RX CONTROL
                   (WLAN )MBOX2 DMA TX DESCRIPTOR BASE
  018040h 4
  018044h 4
                   (WLAN )MBOX2 DMA TX CONTROL
                   (WLAN ) MBOX3 DMA RX DESCRIPTOR BASE
  018048h 4
                   (WLAN )MBOX3 DMA RX CONTROL
  01804Ch 4
  018050h 4
                   (WLAN )MBOX3 DMA TX DESCRIPTOR BASE
  018054h 4
                   (WLAN )MBOX3 DMA TX CONTROL
                   (WLAN )MBOX INT STATUS
  018058h 4
                   (WLAN ) MBOX INT ENABLE
  01805Ch 4
                   (WLAN ) INT HOST
  018060h 4
  018064h 1x28
                   PAD0
  018080h 4x8
                   (WLAN )LOCAL COUNT[0..7]
                   (WLAN ) COUNT INC[0..7]
  0180A0h 4x8
                   (WLAN )LOCAL SCRATCH[0..7]
  0180C0h 4x8
                   (WLAN )USE LOCAL BUS
  0180E0h 4
  0180E4h 4
                   (WLAN )SDIO CONFIG
  0180E8h 4
                   (WLAN )MBOX DEBUG
  0180ECh 4
                   (WLAN )MBOX FIFO RESET
                   (WLAN )MBOX TXFIFO POP[0..3]
  0180F0h 4x4
  018100h 4x4
                   (WLAN )MBOX RXFIFO POP[0..3]
                   (WLAN )SDIO DEBUG
  018110h 4
  018114h 1x7916
                   PAD1
  01A000h 4x2048
                  (WLAN )HOST IF WINDOW[0..2047]
Analog Intf Registers (analog reg.h) (hw2.0)
                   SYNTH SYNTH1
                                       ;\
  01C000h 4
  01C004h 4
                   SYNTH SYNTH2
                   SYNTH SYNTH3
  01C008h 4
                   SYNTH SYNTH4
                                         also defined in "synth reg.h"
  01C00Ch 4
  01C010h 4
                  SYNTH SYNTH5
  01C014h 4
                   SYNTH SYNTH6
  01C018h 4
                  SYNTH SYNTH7
  01C01Ch 4
                   SYNTH SYNTH8
                                        ;/
```

```
01C020h 4
                                       ;\also defined in "rf5G reg.h"
                  RF5G RF5G1
 01C024h 4
                  RF5G RF5G2
                  RF2G RF2G1
                                       ;\also defined in "rf2G reg.h"
 01C028h 4
 01C02Ch 4
                  RF2G RF2G2
                  TOP GAIN
 01C030h 4
                                       ;\also defined in "top reg.h"
 01C034h 4
                  TOP TOP
 01C038h 4
                  BIAS BIAS SEL
 01C03Ch 4
                  BIAS BIAS1
                                       ; also defined in "bias reg.h"
                  BIAS BIAS2
 01C040h 4
                  BIAS BIAS3
 01C044h 4
                                       ;/
                  TXPC TXPC
 01C048h 4
                                       ;\also defined in "txpc reg.h"
 01C04Ch 4
                  TXPC MISC
                  RXTXBB RXTXBB1
                                       ;\
 01C050h 4
                  RXTXBB RXTXBB2
 01C054h 4
                                       ; also defined in "rxtxbb reg.h"
                  RXTXBB RXTXBB3
 01C058h 4
                  RXTXBB RXTXBB4
 01C05Ch 4
                                       ;/
 01C060h 4
                  ADDAC ADDAC1
                                       :-also defined in "addac.h"
 01C064h 1x1Ch
More Analog Intf Registers (analog intf reg.h) (hw2.0)
  01C080h 4
                  SW OVERRIDE
                                       ; defined ONLY in "analog intf reg.h"
 01C084h 4
                  SIN VAL
                  SW SCLK
 01C088h 4
                  SW_CNTL
 01C08Ch 4
                                       :/
MAC PCU Registers (mac pcu.h) (hw2.0)
 028000h (00h) - REG STA ID0
                                           ;aka MAC PCU STA ADDR L32
 028004h (01h) - REG STA ID1
                                           ;aka MAC PCU STA ADDR U16
 028008h (02h) - REG BSS ID0
                                           :aka MAC PCU BSSID L32
                                           ;aka MAC PCU BSSID U16
 02800Ch (03h) - REG BSS ID1
 028010h (04h) - MAC PCU REG BCNRSSI
                                           ;aka MAC PCU BCN RSSI AVE
 028014h (05h) - REG TIME OUT
                                           ;aka MAC PCU ACK CTS TIMEOUT
 028018h (06h) - MAC PCU REG BCNSIG
                                           :aka MAC PCU BCN RSSI CTL
 02801Ch (07h) - REG USEC
                                           ;aka MAC PCU USEC LATENCY
 028020h (08h) - REG BEACON
 028024h (09h) - REG CFP PERIOD
                                           ;aka (MAC ???)PCU MAX CFP DUR (?)
 028028h (0Ah) - REG TIMER0
 02802Ch (0Bh) - REG TIMER1
 028030h (0Ch) - REG TIMER2
 028034h (0Dh) - REG TIMER3
 028038h (0Eh) - REG CFP DUR
                                           ;aka (MAC ???)PCU MAX CFP DUR (?)
 02803Ch (0Fh) - REG RX FILTER
                                           ;aka MAC PCU RX FILTER
                                           ;aka MAC PCU MCAST FILTER L32
 028040h (10h) - REG MCAST FIL0
 028044h (11h) - REG MCAST FIL1
                                           ;aka MAC PCU MCAST FILTER U32
```

```
028048h (12h) - MAC PCU REG DIAGSW
                                        ;aka MAC PCU DIAG SW
02804Ch (13h) - REG TSF L32
028050h (14h) - REG TSF U32
028054h (15h) - REG TST ADDAC
                                         ;aka MAC PCU TST ADDAC
028058h (16h) - REG DEF ANT
                                         ;aka MAC PCU DEF ANTENNA
02805Ch (17h) - MAC PCU REG MUTE MASKSO ;aka MAC PCU AES MUTE MASK 0
028060h (18h) - MAC PCU REG MUTE MASKS1 ;aka MAC PCU AES MUTE MASK 1
028064h (19h) - MAC PCU REG GATED CLKS
                                        ;aka MAC PCU GATED CLKS
028068h (1Ah) - MAC PCU REG 0BS2
                                         :aka MAC PCU OBS BUS 2
02806Ch (1Bh) - MAC PCU REG 0BS1
                                        ;aka MAC PCU OBS BUS 1
028070h (1Ch..1Fh) - N/A
028080h (20h) - REG LAST TSTP
                                         ;aka MAC PCU LAST BEACON TSF (?)
028084h (21h) - REG NAV
                                         ;aka MAC PCU NAV
028088h (22h) - REG RTS 0K
                                        ;aka MAC PCU RTS SUCCESS CNT
02808Ch (23h) - REG RTS FAIL
                                         ;aka MAC PCU RTS FAIL CNT
028090h (24h) - REG ACK FAIL
                                         ;aka MAC PCU ACK FAIL CNT
028094h (25h) - REG FCS FAIL
                                         ;aka MAC PCU FCS FAIL CNT
028098h (26h) - REG BEACON CNT
                                         ;aka MAC PCU BEACON CNT
02809Ch (27h..2Fh) - N/A
0280C0h (30h) - MAC PCU REG XRMODE
                                         ;aka MAC PCU XRMODE
                                         ;aka MAC PCU XRDEL
0280C4h (31h) - MAC PCU REG XRDEL
0280C8h (32h) - MAC PCU REG XRT0
                                         ;aka MAC PCU XRTO
0280CCh (33h) - MAC PCU REG XRCRP
                                         ;aka MAC PCU XRCRP
0280D0h (34h) - MAC PCU REG XRSTMP
                                         ;aka MAC PCU XRSTMP
0280D4h (35h) - MAC PCU REG SLP1
                                         ;aka MAC PCU SLP1 ;\moved to
0280D8h (36h) - MAC PCU REG SLP2
                                         ;aka MAC PCU SLP2 ; 004xxxh/005xxxh
0280DCh (37h) - (//MAC PCU REG SLP3)
                                         ;aka MAC PCU SLP3 ;/in hw4/hw6 (!)
0280E0h (38h) - MAC PCU REG BSSMSKL
                                         ;aka MAC PCU ADDR1 MASK L32
0280E4h (39h) - MAC PCU REG BSSMSKH
                                         ;aka MAC PCU ADDR1 MASK U16
0280E8h (3Ah) - MAC PCU REG TPC
                                         ;aka MAC PCU TPC
0280ECh (3Bh) - MAC PCU REG TFC
                                         ;aka MAC PCU TX FRAME CNT
0280F0h (3Ch) - MAC PCU REG RFC
                                         ;aka MAC PCU RX FRAME CNT
0280F4h (3Dh) - MAC PCU REG RCC
                                         :aka MAC PCU RX CLEAR CNT
0280F8h (3Eh) - MAC PCU REG CC
                                         ;aka MAC PCU CYCLE CNT
0280FCh (3Fh) - MAC PCU REG QT1
                                        ;aka MAC PCU QUIET TIME 1
028100h (40h) - MAC PCU REG QT2
                                         ;aka MAC PCU QUIET TIME 2
028104h (41h) - MAC PCU REG TSF
028108h (42h) - MAC PCU REG NOACK
                                         ;aka MAC PCU QOS NO ACK
02810Ch (43h) - MAC PCU REG PHYERR
                                         ;aka MAC PCU PHY ERROR MASK
028110h (44h) - MAC PCU REG XRLAT
                                         ;aka MAC PCU XRLAT
028114h (45h) - MAC PCU REG ACKSIFS RESERVED
028118h (46h) - MAC PCU REG MICQOSCTL
                                         ;aka MAC PCU MIC QOS CONTROL
02811Ch (47h) - MAC PCU REG MICQOSSEL
                                         ;aka MAC PCU MIC QOS SELECT
028120h (48h) - MAC PCU REG MISCMODE
                                         ;aka MAC PCU MISC MODE
028124h (49h) - MAC PCU REG FILTOFDM
                                         ;aka MAC PCU FILTER OFDM CNT
```

```
028128h (4Ah) - MAC PCU REG FILTCCK
                                        ;aka MAC PCU FILTER CCK CNT
02812Ch (4Bh) - MAC PCU REG PHYCNT1
                                        ;aka MAC PCU PHY ERR CNT 1
028130h (4Ch) - MAC PCU REG PHYCNTMASK1 ;aka MAC PCU PHY ERR CNT 1 MASK
028134h (4Dh) - MAC PCU REG PHYCNT2
                                        ;aka MAC PCU PHY ERR CNT 2
028138h (4Eh) - MAC PCU REG PHYCNTMASK2 ;aka MAC PCU PHY ERR CNT 2 MASK
02813Ch (4Fh) - MAC PCU REG TSFTHRESH
                                      ;aka MAC PCU TSF THRESHOLD
028140h (50h) - outcommented: MAC PCU REG TSFCAL ; Misc
028144h (51h) - MAC PCU REG PHYERR EIFS ;aka MAC PCU PHY ERROR EIFS MASK
028148h (52h) - outcommented:MAC PCU REG SYNC1 :Time
02814Ch (53h) - outcommented:MAC PCU REG SYNC2 ;Misc
028150h (54h) - outcommented:MAC PCU REG SYNC3 ;MCAST Addr L
028154h (55h) - outcommented:MAC PCU REG SYNC4 ;MCAST Addr U
028158h (56h) - outcommented:MAC PCU REG SYNC5 ;RX Time
02815Ch (57h) - outcommented:MAC PCU REG SYNC6 ;INC
028160h (58h) - outcommented:MAC PCU REG SYNC7 ;Last Time
028164h (59h) - outcommented:MAC PCU REG SYNC8 ;Updated Time
028168h (5Ah) - MAC PCU REG PHYCNT3
                                        ;aka MAC PCU PHY ERR CNT 3
02816Ch (5Bh) - MAC PCU REG PHYCNTMASK3 ;aka MAC PCU PHY ERR CNT 3 MASK
028170h (5Ch) - MAC PCU REG BTMODE
                                        ;aka MAC PCU BLUETOOTH MODE
028174h (5Dh) - MAC PCU REG BTWEIGHT
                                        ;aka MAC PCU BLUETOOTH WEIGHTS
028178h (5Eh) - MAC PCU REG HCF
                                        ;aka MAC PCU HCF TIMEOUT
02817Ch (5Fh) - MAC PCU REG BTM0DE2
                                        ;aka MAC PCU BLUETOOTH MODE2
028180h (60h..67h) - MAC PCU REG BFC0EF1[0..7]
0281A0h (68h..6Fh) - N/A
0281C0h (70h) - MAC PCU REG BFC0EF2
0281C4h (71h) - MAC PCU REG KCMASK
0281C8h (72h..73h) - N/A
0281D0h (74h) - MAC PCU REG TXSIFS
                                        ;aka MAC PCU TXSIFS
0281D4h (75h..7Ah) - N/A
0281ECh (7Bh) - MAC PCU REG TXOP X
                                         ;aka MAC PCU TXOP X
0281F0h (7Ch) - MAC PCU REG TXOP 0 3
                                        ;aka MAC PCU TXOP 0 3
0281F4h (7Dh) - MAC PCU REG TXOP 4 7
                                        :aka MAC PCU TXOP 4 7
0281F8h (7Eh) - MAC PCU REG TXOP 8 11
                                         :aka MAC PCU TXOP 8 11
0281FCh (7Fh) - MAC PCU REG TXOP 12 15
                                        ;aka MAC PCU TXOP 12 15
028200h (80h..87h) - MAC PCU REG GNRCTMR N[0..7] ; aka GENERIC TIMERSxxx?
028220h (88h..8Fh) - MAC PCU REG GNRCTMR P[0..7] ;aka GENERIC TIMERSxxx?
028240h (90h) - MAC PCU REG GNRCTMR M
                                         ;aka MAC PCU GENERIC TIMERS MODE
028244h (91h) - MAC PCU REG SLP32 MODE
028248h (92h) - MAC PCU REG SLP32 WAKE
02824Ch (93h) - MAC PCU REG SLP32 TSF INC
028250h (94h) - MAC PCU REG SLPMIB1
028254h (95h) - MAC PCU REG SLPMIB2
028258h (96h) - MAC PCU REG SLPMIB3
02825Ch (97h) - MAC PCU REG MISCMODE2
                                        ;aka MAC PCU MISC MODE2
028260h (98h) - MAC PCU REG SLP4
```

```
028264h (99h) - MAC PCU REG SLP5
028268h (9Ah) - MAC PCU REG MCICTL
02826Ch (9Bh) - MAC PCU REG MCIISR
028270h (9Ch) - MAC PCU REG MCIIER
028274h (9Dh) - MAC PCU REG MCIWLP
028278h (9Eh) - MAC PCU REG MCIARW
02827Ch (9Fh) - MAC PCU REG MCIARR
                                     : whatever MCI stuff
028280h (A0h) - MAC PCU REG MCIADW
028284h (A1h) - MAC PCU REG MCIADR
028288h (A2h) - MAC PCU REG MCIFRW
02828Ch (A3h) - MAC PCU REG MCIFRR
028290h (A4h) - MAC PCU REG MCIORW
028294h (A5h) - MAC PCU REG MCIQRR
028298h (A6h) - MAC PCU REG MCIGRW
02829Ch (A7h) - MAC PCU REG MCIGRR
0282A0h (A8h) - MAC PCU REG MCISTAT ;/
0282A4h (A9h) - MAC PCU REG BASIC RATE SET0 ;aka MAC PCU BASIC RATE SET0
0282A8h (AAh) - MAC PCU REG BASIC RATE SET1 ;aka MAC PCU BASIC RATE SET1
0282ACh (ABh) - MAC PCU REG BASIC RATE SET2 ;aka MAC PCU BASIC RATE SET2
0282B0h (ACh) - MAC PCU REG SEC BSSID L32
                                            ;aka MAC PCU BSSID2 L32
0282B4h (ADh) - MAC PCU REG SEC BSSID U16
                                            ;aka MAC PCU BSSID2 U16
0282B8h (AEh..13Fh) - N/A
028500h (140h..17Fh) - MAC PCU REG FTYPE[0..3Fh]
028600h (180h..19Fh) - N/A
028680h (1A0h..1BFh) - MAC PCU REG ACKSIFSMEM RESERVED[0..1Fh]
028700h (1C0h..1DFh) - MAC PCU REG DUR[0..1Fh]
028780h (1E0h..1EFh) - N/A
0287C0h (1F0h..1F7h) - MAC PCU REG RTD[0..7]
0287E0h (1F8h..1FFh) - MAC PCU REG DTR[0..7]
028800h (200h..5FFh) - MAC PCU REG KC[0..3FFh]
029800h (600h..) - maybe something else comes here?
```

DSi Atheros Wifi - Internal I/O Map Summary (hw4.0)

Overall Summary (hw4.0)

```
018000h 12Ch
                   (mbox wlan reg.h)
 01A000h 20000h
                  WLAN HOST IF WINDOW (mbox wlan reg.h)
 01C000h 748h
                  (analog intf athr wlan reg.h)
                  WMAC DMA and IRO
 020000h DCh
                                      (mac dma reg.h)
 020800h 244h
                  WMAC QCU Queue
                                      (mac dma reg.h)
                  WMAC DCU
                                      (mac dma reg.h)
 021000h 274h
 028000h C00h
                  MAC PCU
                                      (mac pcu reg.h)
 029800h 800h
                  MAC PCU BASEBAND 0 (bb lc reg.h)
                  MAC PCU BASEBAND 1 (bb lc reg.h)
 02A000h 1210h
 02C000h 1000h
                  MAC PCU BASEBAND 2 (mac pcu reg.h)
                  MAC PCU BASEBAND 3 (mac pcu reg.h)
 02D000h 1000h
 02E000h 800h
                  MAC PCU BUF
                                      (mac pcu reg.h)
 030100h 68h
                  (rdma reg.h)
 031000h 1000h
                  (efuse reg.h)
rtc wlan reg.h (hw4.0)
                  WLAN RESET CONTROL
  004000h 4
                  WLAN XTAL CONTROL
 004004h 4
 004008h 4
                  WLAN TCXO DETECT
 00400Ch 4
                  WLAN XTAL TEST
                  WLAN QUADRATURE
 004010h 4
 004014h 4
                  WLAN PLL CONTROL
                  WLAN PLL SETTLE
 004018h 4
                  WLAN XTAL SETTLE
 00401Ch 4
 004020h 4
                  WLAN CPU CLOCK
                  WLAN CLOCK OUT
 004024h 4
                  WLAN CLOCK CONTROL
 004028h 4
 00402Ch 4
                  WLAN BIAS OVERRIDE
                  WLAN WDT CONTROL
 004030h 4
                                                ;\
                  WLAN WDT STATUS
 004034h 4
 004038h 4
                  WLAN WDT
                                                 Watchdog Timer
                  WLAN WDT COUNT
 00403Ch 4
 004040h 4
                  WLAN WDT RESET
 004044h 4
                  WLAN INT STATUS
                                                ;-Interrupt Status
 004048h 4
                  WLAN LF TIMERO
 00404Ch 4
                  WLAN LF TIMER COUNTO
                                                ; Low-Freq Timer 0
 004050h 4
                  WLAN LF TIMER CONTROLO
                                                ;/
 004054h 4
                  WLAN LF TIMER STATUS0
                  WLAN LF TIMER1
 004058h 4
                  WLAN LF TIMER COUNT1
                                                ; Low-Freg Timer 1
 00405Ch 4
                  WLAN LF TIMER CONTROL1
 004060h 4
                                               ;/
 004064h 4
                  WLAN LF TIMER STATUS1
                                               ;\
 004068h 4
                  WLAN LF TIMER2
                  WLAN LF TIMER COUNT2
 00406Ch 4
                                                ; Low-Freg Timer 2
```

```
004070h 4
                WLAN LF TIMER CONTROL2
004074h 4
                WLAN LF TIMER STATUS2
004078h 4
                WLAN LF TIMER3
                                             ;\
00407Ch 4
                WLAN LF TIMER COUNT3
                                              ; Low-Freg Timer 3
004080h 4
                WLAN LF TIMER CONTROL3
                                             ;/
004084h 4
                WLAN LF TIMER STATUS3
004088h 4
                WLAN HF TIMER
00408Ch 4
                WLAN HF TIMER COUNT
                                              ; High-Freg Timer
                WLAN HF LF COUNT
                                       ;<--
004090h 4
004094h 4
                WLAN HF TIMER CONTROL
004098h 4
                WLAN HF TIMER STATUS
00409Ch 4
                WLAN RTC CONTROL
                WLAN RTC TIME
0040A0h 4
                WLAN RTC DATE
0040A4h 4
                WLAN RTC SET TIME
                                               Real-Time Clock
0040A8h 4
                WLAN RTC SET DATE
0040ACh 4
                WLAN RTC SET ALARM
0040B0h 4
                WLAN RTC CONFIG
0040B4h 4
0040B8h 4
                WLAN RTC ALARM STATUS
                WLAN UART WAKEUP
0040BCh 4
0040C0h 4
                WLAN RESET CAUSE
0040C4h 4
                WLAN SYSTEM SLEEP
0040C8h 4
                WLAN SDIO WRAPPER
0040CCh 4
                WLAN MAC SLEEP CONTROL
0040D0h 4
                WLAN KEEP AWAKE
0040D4h 4
                WLAN LPO CAL TIME
0040D8h 4
                WLAN LPO INIT DIVIDEND INT
                WLAN LPO INIT DIVIDEND FRACTION
0040DCh 4
                                                      ; LP0
                WLAN LPO CAL
0040E0h 4
0040E4h 4
                WLAN LPO CAL TEST CONTROL
                WLAN LPO CAL TEST STATUS
0040E8h 4
                WLAN CHIP ID
0040ECh 4
                                                     :-Chip ID
                WLAN DERIVED RTC CLK
0040F0h 4
                MAC PCU SLP32 MODE
0040F4h 4
                MAC PCU SLP32 WAKE
0040F8h 4
                MAC PCU SLP32 INC
0040FCh 4
004100h 4
                MAC PCU SLP MIB1
                MAC PCU SLP MIB2
004104h 4
                MAC PCU SLP MIB3
004108h 4
00410Ch 4
                WLAN POWER REG
                                              ;\located here in hw4.0
004110h 4
                WLAN CORE CLK CTRL
                                             ; (other address as in hw2.0)
                WLAN GPIO WAKEUP CONTROL
004114h 4
(below 4118h..42E8h is new in hw4.0, didn't exist in hw2.0)
004118h 4
                (WLAN )HT
00411Ch 4
                MAC PCU TSF L32
```

```
004120h 4
                MAC PCU TSF U32
004124h 4
                MAC PCU WBTIMER
004128h 1x24
                PAD0
004140h 4x16
                MAC PCU GENERIC TIMERS[0..15]
004180h 4
                MAC PCU GENERIC TIMERS MODE
004184h 1x60
                PAD1
0041C0h 4x16
                MAC PCU GENERIC TIMERS2[0..15]
004200h 4
                MAC PCU GENERIC TIMERS MODE2
004204h 4
                MAC PCU SLP1
004208h 4
                MAC PCU SLP2
00420Ch 4
                MAC PCU RESET TSF
                MAC PCU TSF ADD PLL
004210h 4
004214h 4
                SLEEP RETENTION
004218h 4
                BTC0EXCTRL
00421Ch 4
                WBSYNC PRIORITY1
004220h 4
                WBSYNC PRIORITY2
004224h 4
                WBSYNC PRIORITY3
                BTCOEXO ;SYNC DUR
004228h 4
00422Ch 4
                BTC0EX1 ; CLK THRES
                BTC0EX2 ; FRAME THRES
004230h 4
                                                       Bluetooth
                BTCOEX3 ; CLK CNT
004234h 4
                                                       Coexistance
004238h 4
                BTCOEX4 ; FRAME CNT
00423Ch 4
                BTCOEX5 ; IDLE CNT
                BTCOEX6 ; IDLE RESET LVL BITMAP
004240h 4
004244h 4
                L0CK
                NOLOCK PRIORITY
004248h 4
00424Ch 4
                WBSYNC
004250h 4
                WBSYNC1
004254h 4
                WBSYNC2
004258h 4
                WBSYNC3
00425Ch 4
                WB TIMER TARGET
                WB TIMER SLOP
004260h 4
                BTCOEX INT EN
004264h 4
                BTCOEX INT STAT
004268h 4
                BTPRIORITY INT EN
00426Ch 4
004270h 4
                BTPRIORITY INT STAT
004274h 4
                BTPRIORITY STOMP INT EN
                BTPRIORITY STOMP INT STAT
004278h 4
                MAC PCU BMISS TIMEOUT
00427Ch 4
004280h 4
                MAC PCU CAB AWAKE
                LP PERF COUNTER
004284h 4
004288h 4
                LP PERF LIGHT SLEEP
                LP PERF DEEP SLEEP
00428Ch 4
004290h 4
                LP PERF ON
                ST_64 BIT
004294h 4
                                                     ;\
```

```
004298h 4
                  MESSAGE WR
                                                       ; also Bluetooth Coex
 00429Ch 4
                  MESSAGE WR P
                                                        ; related? (sorted as
 0042A0h 4
                                                       ; so in hw6 files)
                  MESSAGE RD
 0042A4h 4
                  MESSAGE RD P
                                                       ;/
 0042A8h 4
                  CHIP MODE
 0042ACh 4
                  CLK_REQ_FALL_EDGE
 0042B0h 4
                  0TP
 0042B4h 4
                  OTP STATUS
 0042B8h 4
                  PMU
 0042BCh 1x4
                  PAD2
 0042C0h 4x2
                  PMU CONFIG[0..1]
 0042C8h 4
                  PMU BYPASS
 0042CCh 4
                  MAC PCU TSF2 L32
 0042D0h 4
                  MAC PCU TSF2 U32
                  MAC PCU GENERIC TIMERS MODE3
 0042D4h 4
 0042D8h 4
                  MAC PCU DIRECT CONNECT
 0042DCh 4
                  THERM CTRL1
                  THERM CTRL2
 0042E0h 4
 0042E4h 4
                  THERM CTRL3
 0042E8h -
                  unused/unspecified
vmc wlan reg.h (hw4.0)
 008000h 4x128
                  WLAN MC BCAM VALID[0..127]
                  WLAN MC BCAM COMPARE[0..127]
                                                        ; ROM Patches
 008200h 4x128
 008400h 4x128
                  WLAN MC BCAM TARGET[0..127]
                                                       ;\
                  WLAN APB ADDR ERROR CONTROL
 008600h 4
                  WLAN APB ADDR ERROR STATUS
                                                        ; ADDR ERROR
 008604h 4
                  WLAN AHB ADDR ERROR CONTROL
 008608h 4
                  WLAN AHB ADDR ERROR STATUS
 00860Ch 4
                                                       ;/
                  WLAN BCAM CONFLICT ERROR
 008610h 4
                  WLAN CPU PERF CNT
 008614h 4
                  WLAN CPU INST FETCH
 008618h 4
                  WLAN CPU DATA FETCH
 00861Ch 4
                  WLAN CPU RAM1 CONFLICT
 008620h 4
                  WLAN CPU RAM2 CONFLICT
 008624h 4
                  WLAN CPU RAM3 CONFLICT
 008628h 4
                  WLAN CPU RAM4 CONFLICT
 00862Ch 4
                  unused/unspecified
 008630h -
uart reg.h (hw4.0)
 00C000h 4
                  UART DATA
 00C004h 4
                  UART CONTROL
 00C008h 4
                  UART CLKDIV
                  UART INT
 00C00Ch 4
```

```
00C010h 4
                  UART INT EN
 00C014h -
                  unused/unspecified
                  DBG UART BASE ADDRESS
                                          ;another UART, as above, for debug?
 00D000h ...
 00Dxxxh -
                  unused/unspecified
umbox wlan reg.h (hw4.0)
 00E000h 4x2
                  UMBOX FIF0[0..1]
 00E008h 4
                  UMBOX FIFO STATUS
 00E00Ch 4
                  UMBOX DMA POLICY
                  UMBOXO DMA RX DESCRIPTOR BASE
 00E010h 4
                  UMBOXO DMA RX CONTROL
 00E014h 4
                  UMBOXO DMA TX DESCRIPTOR BASE
 00E018h 4
                  UMBOXO DMA TX CONTROL
 00E01Ch 4
                  UMBOX FIFO TIMEOUT
 00E020h 4
                  UMBOX INT STATUS
 00E024h 4
                  UMBOX INT ENABLE
 00E028h 4
                  UMBOX DEBUG
 00E02Ch 4
                  UMBOX FIFO RESET
 00E030h 4
 00E034h 4
                  UMBOX HCI FRAMER
 00E038h -
                  unused/unspecified
si reg.h (hw4.0)
 010000h 4
                  SI CONFIG
 010004h 4
                  SI CS
 010008h 4
                  SI TX DATA0
 01000Ch 4
                  SI TX DATA1
                  SI RX DATA0
 010010h 4
 010014h 4
                  SI RX DATA1
 010018h -
                  unused/unspecified
gpio athr wlan reg.h (hw4.0)
 014000h 4
                  WLAN GPIO OUT
                                            ;\GPIO Output Data
 014004h 4
                  WLAN GPIO OUT W1TS
                                            : (direct, and Write-1-To-Set/Clr)
                  WLAN GPIO OUT W1TC
 014008h 4
 01400Ch 4
                  WLAN GPIO ENABLE
                                            :\GPIO Output Enable
 014010h 4
                  WLAN GPIO ENABLE W1TS
                                            ; (direct, and Write-1-To-Set/Clr)
 014014h 4
                  WLAN GPIO ENABLE W1TC
                                            ;-GPIO Input
 014018h 4
                  WLAN GPIO IN
                  WLAN GPIO STATUS
                                            ;\GPIO Interrupt Status
 01401Ch 4
                  WLAN GPIO STATUS W1TS
                                            ; (direct, and Write-1-To-Set/Clr)
 014020h 4
 014024h 4
                  WLAN GPIO STATUS W1TC
                                            ;/
 014028h 4
                  WLAN GPIO PINO
                                      ;GPI00 Bluetooth coex BT FREQUENCY
 01402Ch 4
                  WLAN GPIO PIN1
                                      ;GPI01 Bluetooth coex WLAN ACTIVE
 014030h 4
                  WLAN GPIO PIN2
                                      ;GPIO2 Bluetooth coex BT ACTIVE I2C SCL
```

```
014034h 4
                  WLAN GPIO PIN3
                                              Bluetooth coex BT PRIORITY I2C SDA
                                      ;GPI03
 014038h 4
                  WLAN GPIO PIN4
                                      ;GPI04
                  WLAN GPIO PIN5
                                      ;GPI05 JTAG TMS input
 01403Ch 4
 014040h 4
                  WLAN GPIO PIN6
                                      ;GPI06
                                              JTAG TCK input
                  WLAN GPIO PIN7
                                      :GPI07
 014044h 4
                                              JTAG TDI input
                  WLAN GPIO PIN8
 014048h 4
                                      GPI08 JTAG TD0 output
 01404Ch 4
                  WLAN GPIO PIN9
                                      ;GPI09 SDI0 CMD
                  WLAN GPIO PIN10
                                      ;GPI010 SDI0 D3
 014050h 4
                  WLAN GPIO PIN11
                                      :GPI011 SDI0 D2
 014054h 4
 014058h 4
                  WLAN GPIO PIN12
                                      ;GPI012 SDI0 D1
                  WLAN GPIO PIN13
 01405Ch 4
                                      ;GPI013 SDI0 D0
                  WLAN GPIO PIN14
 014060h 4
                                      ;GPI014 SDI0 CLK
                  WLAN GPIO PIN15
 014064h 4
                                      GPI015 HCI UART TXD
                  WLAN GPIO PIN16
 014068h 4
                                      ;GPI016 HCI UART RTS
                  WLAN GPIO PIN17
 01406Ch 4
                                      GPI017 HCI UART RXD
                  WLAN GPIO PIN18
 014070h 4
                                      ;GPI018 HCI UART CTS
                  WLAN GPIO PIN19
 014074h 4
                                      :GPI019 SDIO/GSPI interface select
                  WLAN GPIO PIN20
 014078h 4
                                      ;GPI020 SDI0/GSPI interface select
                  WLAN GPIO PIN21
                                      ;GPI021 external input sleep clock
 01407Ch 4
                                      ;GPI022 wake on wireless input (WOW)
 014080h 4
                  WLAN GPIO PIN22
 014084h 4
                  WLAN GPIO PIN23
                                      ;GPI023 reference clk output to BT chip
                  WLAN GPIO PIN24
                                      ;GPI024 request clk from BT chip
 014088h 4
 01408Ch 4
                  WLAN GPIO PIN25
                                      ;GPI025 request reference clk (CLK REQ)
 014090h 4
                  SDI0
                  FUNC BUS
 014094h 4
 014098h 4
                  WL SOC APB
 01409Ch 4
                  WLAN SIGMA DELTA
 0140A0h 4
                  WL BOOTSTRAP
                  CLOCK GPIO
 0140A4h 4
                  WLAN DEBUG CONTROL
 0140A8h 4
                  WLAN DEBUG INPUT SEL
 0140ACh 4
                  WLAN DEBUG OUT
 0140B0h 4
 0140B4h 4
                  WLAN RESET TUPLE STATUS
 0140B8h 4
                  ANTENNA SLEEP CONTROL
 0140BCh -
                  unused/unspecified
MBOX Registers (mbox wlan reg.h) (hw4.0)
                  WLAN MBOX FIFO[0..3]
  018000h 4x4
                  WLAN MBOX FIFO STATUS
 018010h 4
 018014h 4
                  WLAN MBOX DMA POLICY
                  WLAN MBOXO DMA RX DESCRIPTOR BASE
 018018h 4
                                                       ; MBOX 0
                  WLAN MBOXO DMA RX CONTROL
 01801Ch 4
                  WLAN MBOXO DMA TX DESCRIPTOR BASE
 018020h 4
 018024h 4
                  WLAN MBOXO DMA TX CONTROL
                                                       ;/
```

```
018028h 4
                  WLAN MBOX1 DMA RX DESCRIPTOR BASE
                  WLAN MBOX1 DMA RX_CONTROL
 01802Ch 4
                                                       ; MBOX 1
                  WLAN MBOX1 DMA TX DESCRIPTOR BASE
 018030h 4
 018034h 4
                  WLAN MBOX1 DMA TX CONTROL
                                                       ;/
                  WLAN MBOX2 DMA RX DESCRIPTOR BASE
 018038h 4
                  WLAN MBOX2 DMA RX CONTROL
                                                       ; MBOX 2
 01803Ch 4
 018040h 4
                  WLAN MBOX2 DMA TX DESCRIPTOR BASE
                  WLAN MBOX2 DMA TX CONTROL
 018044h 4
                                                       ;/
                  WLAN MBOX3 DMA RX DESCRIPTOR BASE
 018048h 4
                                                       ; MBOX 3
 01804Ch 4
                  WLAN MBOX3 DMA RX CONTROL
                  WLAN MBOX3 DMA TX DESCRIPTOR BASE
 018050h 4
                  WLAN MBOX3 DMA TX CONTROL
 018054h 4
                  WLAN MBOX INT STATUS
 018058h 4
                                                       ;\Interrupt
                  WLAN MBOX INT ENABLE
 01805Ch 4
                  WLAN INT HOST
 018060h 4
                                            ;IRQ to sdio/host
 018064h 1x28
                  PAD0
                  WLAN LOCAL COUNT[0..7]
                                                 ;SDIO func1 ?
 018080h 4x8
 0180A0h 4x8
                  WLAN COUNT INC[0..7]
                                                 ;SDIO func1 ?
                  WLAN LOCAL SCRATCH[0..7]
                                                 ;SDIO func1 ?
 0180C0h 4x8
 0180E0h 4
                  WLAN USE LOCAL BUS
                  WLAN SDIO CONFIG
                                                 ;SDIO func0 ?
 0180E4h 4
 0180E8h 4
                  WLAN MBOX DEBUG
                  WLAN MBOX FIFO RESET
 0180ECh 4
                  WLAN MBOX TXFIFO POP[0..3]
 0180F0h 4x4
                  WLAN MBOX RXFIFO POP[0..3]
 018100h 4x4
                  WLAN SDIO DEBUG
 018110h 4
                  WLAN GMBOXO DMA RX DESCRIPTOR BASE
 018114h 4
 018118h 4
                  WLAN GMBOXO DMA RX CONTROL
                  WLAN GMBOXO DMA TX DESCRIPTOR BASE ; new (unlike hw2.0)
 01811Ch 4
                  WLAN GMBOXO DMA TX CONTROL
 018120h 4
                  WLAN GMBOX INT STATUS
 018124h 4
                  WLAN GMBOX INT ENABLE
 018128h 4
 01812Ch 1x7892
                  PAD1
                 WLAN HOST IF WINDOW[0..2047]
 01A000h 4x2048
analog intf athr wlan reg.h (hw4.0)
                  RXRF BIAS1
 01C000h 4
 01C004h 4
                  RXRF BIAS2
                  RXRF GAINSTAGES
 01C008h 4
                  RXRF AGC
 01C00Ch 4
 01C010h 1x48
                  PAD 0
                  TXRF1
 01C040h 4
 01C044h 4
                  TXRF2
 01C048h 4
                  TXRF3
```

```
01C04Ch 4
                TXRF4
01C050h 4
                 TXRF5
01C054h 4
                TXRF6
01C058h 4
                TXRF7 ; PADRVGNTAB 0..4
                TXRF8 ; PADRVGNTAB_5..9
01C05Ch 4
                TXRF9 ; PADRVGNTAB 10..14 ;/
01C060h 4
01C064h 4
                TXRF10
01C068h 4
                TXRF11
01C06Ch 4
                TXRF12
01C070h 1x16
                 PAD 1
01C080h 4
                SYNTH1
01C084h 4
                SYNTH2
01C088h 4
                SYNTH3
01C08Ch 4
                SYNTH4
01C090h 4
                SYNTH5
01C094h 4
                SYNTH6
01C098h 4
                SYNTH7
01C09Ch 4
                 SYNTH8
01C0A0h 4
                 SYNTH9
01C0A4h 4
                SYNTH10
01C0A8h 4
                SYNTH11
01C0ACh 4
                SYNTH12
01C0B0h 4
                SYNTH13
01C0B4h 4
                 SYNTH14
01C0B8h 1x8
                 PAD 2
01C0C0h 4
                BIAS1
01C0C4h 4
                 BIAS2
01C0C8h 4
                BIAS3
01C0CCh 4
                 BIAS4
01C0D0h 1x48
                 PAD 3
                RXT\overline{X1}
01C100h 4
01C104h 4
                RXTX2
01C108h 4
                 RXTX3
01C10Ch 1x52
                 PAD 4
01C140h 4
                 BB1
01C144h 4
                 BB2
01C148h 4
                 BB3
01C14Ch 1x308
                PAD 5
                 PLLCLKM0DA
01C280h 4
01C284h 4
                 PLLCLKM0DA2
01C288h 4
                T0P
01C28Ch 4
                THERM
01C290h 4
                 XTAL
01C294h 1x236
                 PAD 6
01C380h 4
                RBIST CNTRL
                                      ;with extra bit in newer revision
```

```
01C384h 4
                  TX DC OFFSET
 01C388h 4
                  TX TONEGENO
 01C38Ch 4
                  TX TONEGEN1
 01C390h 4
                  TX LFTONEGEN0
 01C394h 4
                  TX LINEAR RAMP I
 01C398h 4
                  TX LINEAR RAMP Q
                  TX PRBS MAG
 01C39Ch 4
 01C3A0h 4
                  TX PRBS SEED I
 01C3A4h 4
                  TX PRBS SEED 0
                  CMAC DC CANCEL
 01C3A8h 4
 01C3ACh 4
                  CMAC DC OFFSET
                  CMAC CORR
 01C3B0h 4
 01C3B4h 4
                  CMAC POWER
 01C3B8h 4
                  CMAC CROSS CORR
 01C3BCh 4
                  CMAC I2Q2
 01C3C0h 4
                  CMAC POWER HPF
 01C3C4h 4
                  RXDAC SET1
                  RXDAC SET2
 01C3C8h 4
                  RXDAC LONG SHIFT
 01C3CCh 4
                  CMAC RESULTS I
 01C3D0h 4
                  CMAC RESULTS 0
 01C3D4h 4
                  PAD 7
 01C3D8h 1x872
                  PMU1
 01C740h 4
 01C744h 4
                  PMU2
 01C748h -
                  unused/unspecified
mac dma reg.h (hw4.0)
 020000h 1x8
 020008h 4
                  MAC DMA CR
                                  - MAC Control Register
                  MAC DMA RXDP
                                  - MAC receive queue descriptor pointer
 02000Ch 4
 020010h 4
                                  - MAC configuration and status register
 020014h 4
                  MAC DMA CFG
 020018h 4
 02001Ch 4
 020020h 4
                  MAC DMA MIRT
                                  - Maximum rate threshold register
                  MAC DMA IER
 020024h 4
                                  - MAC Interrupt enable register
 020028h 4
                  MAC DMA TIMT
                                  - Transmit Interrupt Mitigation Threshold
                                  - Receive Interrupt Mitigation Threshold
                  MAC DMA RIMT
 02002Ch 4
                  MAC DMA TXCFG
                                  - MAC tx DMA size config register
 020030h 4
                  MAC DMA RXCFG
                                  - MAC rx DMA size config register
 020034h 4
 020038h 4
 02003Ch 4
                                  - MAC MIB control register
 020040h 4
                  MAC DMA MIBC
                                  - MAC timeout prescale count
                  MAC DMA TOPS
 020044h 4
```

```
020048h 4
                 MAC DMA RXNPTO - MAC no frame received timeout
02004Ch 4
                 MAC DMA TXNPTO - MAC no frame trasmitted timeout
                                - MAC receive frame gap timeout
020050h 4
                 MAC DMA RPGTO
020054h 4
                 MAC DMA RPCNT
                                - MAC receive frame count limit
020058h 4
                 MAC DMA MACMISC - MAC miscellaneous control/status register
02005Ch ...
MAC IRO...
020080h 4
                                - Primary Interrupt Status Register
                 MAC DMA ISR
                                                                             ;\
                 MAC DMA ISR SO - Secondary Interrupt O Status TX OK/DESC
020084h 4
020088h 4
                MAC DMA ISR S1 - Secondary Interrupt 1 Status TX ERR/EOL
02008Ch 4
                 MAC DMA ISR S2 - Secondary Interrupt 2 Status TX URN/MISC
                 MAC DMA ISR S3 - Secondary Interrupt 3 Status OCBR OVF/URN :
020090h 4
020094h 4
                 MAC DMA ISR S4 - Secondary Interrupt 4 Status QTRIG
020098h 4
                 MAC DMA ISR S5 - Secondary Interrupt 5 Status TIMERS
                                                                             ;/
02009Ch 4
0200A0h 4
                 MAC DMA TMR
                                - Primary Interrupt Mask Register
                 MAC DMA IMR SO - Secondary Interrupt O Mask TX OK/DESC
0200A4h 4
                 MAC DMA IMR S1 - Secondary Interrupt 1 Mask TX ERR/EOL
0200A8h 4
0200ACh 4
                 MAC DMA IMR S2 - Secondary Interrupt 2 Mask TX URN/MISC
0200B0h 4
                 MAC DMA IMR S3 - Secondary Interrupt 3 Mask OCBR OVF/URN
0200B4h 4
                 MAC DMA IMR S4 - Secondary Interrupt 4 Mask QTRIG
                 MAC DMA IMR S5 - Secondary Interrupt 5 Mask TIMERS
0200B8h 4
                                                                             ;/
0200BCh 4
0200C0h 4
                 MAC DMA ISR RAC - Primary Interrupt Read-and-Clear
0200C4h 4
                 MAC DMA ISR S0 S - Secondary 0 Read-and-Clear TX OK/DESC
0200C8h 4
                 MAC DMA ISR S1 S - Secondary 1 Read-and-Clear TX ERR/EOL
                MAC_DMA_ISR_S2_S - Secondary 2 Read-and-Clear TX URN/MISC
0200CCh 4
                MAC DMA ISR S3 S - Secondary 3 Read-and-Clear QCBR OVF/URN
0200D0h 4
                MAC DMA ISR S4 S - Secondary 4 Read-and-Clear QTRIG
0200D4h 4
0200D8h 4
                 MAC DMA ISR S5 S - Secondary 5 Read-and-Clear TIMERS
0200DCh ...
MAC OCU...
020800h 4x10
                 MAC DMA Q(0...9) TXDP
                                              :MAC Transmit Oueue descr.ptr
020828h ...
                 MAC DMA Q TXE
020840h 4
                                              :MAC Transmit Oueue enable
020844h ...
                 MAC DMA Q TXD
020880h 4
                                              ;MAC Transmit Queue disable
020884h ...
                MAC DMA Q(0..9) CBRCFG
0208C0h 4x10
                                              ;MAC CBR configuration
0208E8h ..
                 MAC DMA Q(0..9) RDYTIMECFG ; MAC ReadyTime configuration
020900h 4x10
020928h ..
                 MAC DMA Q ONESHOTMAC DMAM SC ; MAC OneShotArm set control
020940h 4
020944h ...
020980h 4
                MAC DMA Q ONESHOTMAC DMAM CC ; MAC OneShotArm clear control
```

```
020984h ...
                 MAC DMA Q(0..9) MISC ;MAC Misc QCU settings
 0209C0h 4x10
 0209E8h ..
 020A00h 4x10
                 MAC DMA Q(0..9) STS
                                             ;MAC Misc QCU status/counter
 020A28h ..
 020A40h 4
                 MAC DMA Q RDYTIMESHDN
                                             ;MAC ReadyTimeShutdown status
 020A44h ...
 MAC DCU...
                 MAC DMA D(0..9) QCUMASK - MAC QCU Mask (DCU-to-QCU or so?)
 021000h 4x10
 021028h 8
 021030h 4
                 MAC DMA D GBL IFS SIFS - DCU global SIFS settings
 021034h 12
                 MAC DMA D(0..9) LCL IFS - MAC DCU-specific IFS settings
 021040h 4x10
 021068h 8
 021070h 4
                 MAC DMA D GBL IFS SLOT - DC global slot interval
 021074h 12
                 MAC DMA D(0..9) RETRY LIMIT - MAC Retry limits
 021080h 4x10
 0210A8h 8
                 MAC DMA D GBL IFS EIFS - DCU global EIFS setting
 0210B0h 4
 0210B4h 12
                 MAC DMA D(0..9) CHNTIME - MAC ChannelTime settings
 0210C0h 4x10
 0210E8h 8
                 MAC DMA D GBL IFS MISC - DCU global misc. IFS settings
 0210F0h 4
 0210F4h 12
                 MAC DMA D(0..9) MISC - MAC Misc DCU-specific settings
 021100h 4x10
 021128h ...
 021140h 4
                 MAC DMA D SEQNUM - MAC Frame sequence number
 021144h ...
                 MAC DMA D(0..9) EOL
 021180h 4x10
 0211A8h ...
 021230h 4
                 MAC DMA D FPCTL - DCU frame prefetch settings
 021234h ...

    DCU transmit pause control/status

 021270h 4
                 MAC DMA D TXPSE
 021274h ...
mac pcu reg.h (1) (hw4.0)
  028000h 4
                 MAC PCU STA ADDR L32
 028004h 4
                 MAC PCU STA ADDR U16
                 MAC PCU BSSID L32
 028008h 4
 02800Ch 4
                 MAC PCU BSSID U16
 028010h 4
                 MAC PCU BCN RSSI AVE
 028014h 4
                 MAC PCU ACK CTS TIMEOUT
 028018h 4
                 MAC PCU BCN RSSI CTL
 02801Ch 4
                 MAC PCU USEC LATENCY
```

028020h	4	PCU MAX CFP DUR
028024h		MAC PCU RX FILTER
028028h		MAC PCU MCAST FILTER L32
02802Ch		MAC PCU MCAST FILTER U32
028030h		MAC PCU DIAG SW
028034h		MAC PCU TST ADDAC
028034h		MAC PCU DEF ANTENNA
02803Ch		MAC_PCU_AES_MUTE_MASK_0
028040h		MAC PCU AES MUTE MASK 1
028044h		MAC PCU GATED CLKS
028048h		MAC PCU OBS BUS 2
02804Ch		MAC PCU OBS BUS 1
028050h		MAC_PCU_DYM_MIMO_PWR_SAVE
028054h		MAC PCU LAST BEACON TSF
028058h		MAC PCU NAV
02805Ch		MAC_PCU_RTS_SUCCESS_CNT
028060h		MAC PCU RTS FAIL CNT
028064h		MAC PCU ACK FAIL CNT
028068h		MAC PCU FCS FAIL CNT
02806Ch		MAC PCU BEACON CNT
028070h		MAC_PCU_XRMODE
028074h		MAC PCU XRDEL
028078h		MAC PCU XRTO
02807Ch		MAC_PCU_XRCRP
028080h		MAC PCU XRSTMP
028084h		MAC PCU ADDR1 MASK L32
028088h		MAC PCU ADDR1 MASK U16
02808Ch		MAC PCU TPC
028090h		MAC PCU TX FRAME CNT
028094h		MAC PCU RX FRAME CNT
028098h		MAC PCU RX CLEAR CNT
02809Ch		MAC_PCU_CYCLE_CNT
0280A0h		MAC PCU QUIET TIME 1
0280A4h		MAC PCU QUIET TIME 2
0280A8h	4	MAC PCU QOS NO ACK
0280ACh		MAC PCU PHY ERROR MASK
0280B0h		MAC PCU XRLAT
0280B4h		MAC PCU RXBUF
0280B8h		MAC PCU MIC QOS CONTROL
0280BCh		MAC PCU MIC QOS SELECT
0280C0h		MAC PCU MISC MODE
0280C4h		MAC PCU FILTER OFDM CNT
0280C8h		MAC_PCU_FILTER_CCK_CNT
0280CCh		MAC PCU PHY ERR CNT 1
0280D0h		MAC PCU PHY ERR CNT 1 MASK

```
0280D4h 4
                MAC PCU PHY ERR CNT 2
0280D8h 4
                MAC PCU PHY ERR CNT 2 MASK
0280DCh 4
                MAC PCU TSF THRESHOLD
0280E0h 4
                MAC PCU PHY ERROR EIFS MASK
0280E4h 4
                MAC PCU PHY ERR CNT 3
                MAC PCU PHY ERR CNT 3 MASK
0280E8h 4
0280ECh 4
                MAC PCU BLUETOOTH MODE
0280F0h 4
                MAC PCU BLUETOOTH WEIGHTS
0280F4h 4
                MAC PCU BLUETOOTH MODE2
0280F8h 4
                MAC PCU TXSIFS
                MAC PCU TXOP X
0280FCh 4
                MAC PCU TXOP 0 3
028100h 4
028104h 4
                MAC PCU TXOP 4 7
028108h 4
                MAC PCU TXOP 8 11
                MAC PCU TXOP 12 15
02810Ch 4
                MAC PCU LOGIC ANALYZER
028110h 4
                MAC PCU LOGIC ANALYZER 32L
028114h 4
028118h 4
                MAC PCU LOGIC ANALYZER 16U
                MAC PCU PHY ERR CNT MASK CONT
02811Ch 4
028120h 4
                MAC PCU AZIMUTH MODE
                MAC PCU 20 40 MODE
028124h 4
                MAC PCU RX CLEAR DIFF CNT
028128h 4
                MAC PCU SELF GEN ANTENNA MASK
02812Ch 4
028130h 4
                MAC PCU BA BAR CONTROL
                MAC PCU LEGACY PLCP SP00F
028134h 4
                MAC PCU PHY ERROR MASK CONT
028138h 4
02813Ch 4
                MAC PCU TX TIMER
                MAC PCU TXBUF CTRL
028140h 4
                MAC PCU MISC MODE2
                                        ;with extra bit in newer revision
028144h 4
028148h 4
                MAC PCU ALT AES MUTE MASK
                MAC PCU AZIMUTH TIME STAMP
02814Ch 4
                MAC PCU MAX CFP DUR
028150h 4
028154h 4
                MAC PCU HCF TIMEOUT
                MAC PCU BLUETOOTH WEIGHTS2
028158h 4
                MAC PCU BLUETOOTH TSF BT ACTIVE
02815Ch 4
                MAC PCU BLUETOOTH TSF BT PRIORITY
028160h 4
028164h 4
                MAC PCU BLUETOOTH MODE3
                MAC PCU BLUETOOTH MODE4
028168h 4
                PAD0
02816Ch 1x148
028200h 4x64
                MAC PCU BT BT[0..63]
028300h 4
                MAC PCU BT BT ASYNC
028304h 4
                MAC PCU BT WL 1
028308h 4
                MAC PCU BT WL 2
                MAC PCU BT WL 3
02830Ch 4
028310h 4
                MAC PCU BT WL 4
```

```
028314h 4
                MAC PCU COEX EPTA
028318h 4
                MAC PCU COEX LNAMAXGAIN1
02831Ch 4
                MAC PCU COEX LNAMAXGAIN2
028320h 4
                MAC PCU COEX LNAMAXGAIN3
028324h 4
                MAC PCU COEX LNAMAXGAIN4
                MAC PCU BASIC RATE_SET0
028328h 4
02832Ch 4
                MAC PCU BASIC RATE SET1
028330h 4
                MAC PCU BASIC RATE SET2
028334h 4
                MAC PCU BASIC RATE SET3
                MAC PCU RX INT STATUSO
028338h 4
02833Ch 4
                MAC PCU RX INT STATUS1
                MAC PCU RX INT STATUS2
028340h 4
                MAC PCU RX INT STATUS3
028344h 4
028348h 4
                HT HALF GI RATE1
02834Ch 4
                HT HALF GI RATE2
028350h 4
                HT FULL GI RATE1
028354h 4
                HT FULL GI RATE2
                LEGACY RATE1
028358h 4
02835Ch 4
                LEGACY RATE2
                LEGACY RATE3
028360h 4
028364h 4
                RX INT FILTER
                                        ;with extra bit in newer revision
028368h 4
                RX INT OVERFLOW
                RX FILTER THRESH(0)
02836Ch 4
                RX FILTER THRESH1
028370h 4
028374h 4
                RX PRIORITY THRESHO
                RX PRIORITY THRESH1
028378h 4
02837Ch 4
                RX PRIORITY THRESH2
028380h 4
                RX PRIORITY THRESH3
028384h 4
                RX PRIORITY OFFSET0
                RX PRIORITY OFFSET1
028388h 4
02838Ch 4
                RX PRIORITY OFFSET2
028390h 4
                RX PRIORITY OFFSET3
028394h 4
                RX PRIORITY OFFSET4
028398h 4
                RX PRIORITY OFFSET5
                MAC PCU BSSID2 L32
02839Ch 4
                MAC PCU BSSID2 U16
0283A0h 4
0283A4h 4
                MAC PCU TSF1 STATUS L32
                MAC PCU TSF1 STATUS U32
0283A8h 4
                MAC PCU TSF2 STATUS L32
0283ACh 4
                MAC PCU TSF2 STATUS U32
0283B0h 4
0283B4h 1x76
                PAD1
                MAC_PCU_TXBUF_BA[0..63]
028400h 4x64
028500h 1x768
                PAD2
                MAC PCU_KEY_CACHE_1[0..255]
028800h 4x256
028C00h 1x3072
                PAD3
```

```
029800h 4x512
                  MAC PCU BASEBAND 0[0..511]
                                                ;\aka BB xxx ports
                 MAC PCU BASEBAND 1[0..2047]
 02A000h 4x2048
                                                ;/(see below)
 02C000h 4x1024
                  MAC PCU BASEBAND 2[0..1023]
                 MAC PCU BASEBAND 3[0..1023]
 02D000h 4x1024
                                                ; after BB registers
 02E000h 4x512
                  MAC PCU BUF[0..511]
 02E800h -
                  unused/unspecified
bb lc reg.h (hw4.0)
 "BASEBAND 0"
 029800h 4
                  BB TEST CONTROLS
                  BB GEN CONTROLS
 029804h 4
 029808h 4
                  BB TEST CONTROLS STATUS
                  BB TIMING CONTROLS 1
 02980Ch 4
                  BB TIMING CONTROLS 2
 029810h 4
 029814h 4
                  BB TIMING CONTROLS 3
                  BB D2 CHIP ID
 029818h 4
                  BB ACTIVE
 02981Ch 4
 029820h 4
                  BB TX TIMING 1
 029824h 4
                  BB TX TIMING 2
 029828h 4
                  BB TX TIMING 3
 02982Ch 4
                  BB ADDAC PARALLEL CONTROL
 029830h 1x4
                  PAD 1
                  BB XPA TIMING CONTROL
 029834h 4
 029838h 4
                  BB MISC PA CONTROL
 02983Ch 4
                  BB TSTDAC CONSTANT
                  BB FIND SIGNAL LOW
 029840h 4
                  BB SETTLING TIME
 029844h 4
                  BB GAIN FORCE MAX GAINS BO
 029848h 4
                  BB GAINS MIN OFFSETS BO
 02984Ch 4
                  BB DESIRED SIGSIZE
 029850h 4
                  BB TIMING CONTROL 3A
 029854h 4
                  BB FIND SIGNAL
 029858h 4
 02985Ch 4
                  BB AGC
                  BB AGC CONTROL
 029860h 4
 029864h 4
                  BB CCA B0
                  BB SFCORR
 029868h 4
 02986Ch 4
                  BB SELF CORR LOW
 029870h 1x4
                  PAD 2
                  BB SYNTH CONTROL
 029874h 4
                  BB ADDAC CLK SELECT
 029878h 4
 02987Ch 4
                  BB PLL CNTL
                  PAD 3
 029880h 1x128
                  BB VIT SPUR MASK A
 029900h 4
                  BB VIT SPUR MASK B
 029904h 4
```

```
029908h 4
                BB PILOT SPUR MASK
02990Ch 4
                BB CHAN SPUR MASK
029910h 4
                BB SPECTRAL SCAN
029914h 4
                BB ANALOG POWER ON TIME
                BB SEARCH START DELAY
029918h 4
                BB MAX RX LENGTH
02991Ch 4
029920h 4
                BB TIMING CONTROL 4
029924h 4
                BB TIMING CONTROL 5
029928h 4
                BB PHYONLY WARM RESET
02992Ch 4
                BB PHYONLY CONTROL
029930h 1x4
                PAD 4
                BB POWERTX RATE1
                                    :Power TX 0..3
029934h 4
029938h 4
                BB POWERTX RATE2
                                    :Power TX 4..7
02993Ch 4
                BB POWERTX MAX
                                    :Power TX Flags
                BB EXTENSION RADAR
029940h 4
                BB FRAME CONTROL
029944h 4
                BB TIMING CONTROL 6
029948h 4
                BB SPUR MASK CONTROLS
02994Ch 4
                BB RX IO CORR BO
029950h 4
                BB RADAR DETECTION
029954h 4
                BB RADAR DETECTION 2
029958h 4
                BB TX PHASE RAMP BO
02995Ch 4
                BB SWITCH TABLE CHN BO
029960h 4
                BB SWITCH TABLE COM1
029964h 4
                BB CCA CTRL 2 BO
029968h 4
                BB SWITCH TABLE COM2
02996Ch 4
                BB RESTART
029970h 4
                PAD 5
029974h 1x4
                BB SCRAMBLER SEED
029978h 4
02997Ch 4
                BB RFBUS REQUEST
029980h 1x32
                PAD 6
                BB TIMING CONTROL 11
0299A0h 4
0299A4h 4
                BB MULTICHAIN ENABLE
                BB MULTICHAIN CONTROL
0299A8h 4
                BB MULTICHAIN GAIN CTRL
0299ACh 4
0299B0h 1x4
                PAD 7
                BB ADC GAIN DC CORR BO
0299B4h 4
                BB EXT CHAN PWR THR 1
0299B8h 4
                BB EXT CHAN PWR THR 2 B0
0299BCh 4
                BB EXT CHAN SCORR THR
0299C0h 4
0299C4h 4
                BB EXT CHAN DETECT WIN
                BB_PWR_THR_20_40_DET
0299C8h 4
0299CCh 1x4
                PAD 8
                BB SHORT GI DELTA SLOPE
0299D0h 4
0299D4h 1x8
                PAD 9
```

```
0299DCh 4
                BB CHANINFO CTRL
0299E0h 4
                BB HEAVY CLIP CTRL
0299E4h 4
                BB HEAVY CLIP 20
0299E8h 4
                BB HEAVY CLIP 40
0299ECh 4
                BB RIFS SRCH
                BB IQ ADC CAL MODE
0299F0h 4
0299F4h 1x8
                PAD 10
0299FCh 4
                BB PER CHAIN CSD
                BB RX OCGAIN[0..127]
029A00h 4x128
029C00h 4
                BB TX CRC
029C04h 1x12
                PAD 11
                BB IQ ADC MEAS 0 B0
029C10h 4
029C14h 4
                BB IQ ADC MEAS 1 B0
029C18h 4
                BB IQ ADC MEAS 2 B0
                BB IQ ADC MEAS 3 B0
029C1Ch 4
029C20h 4
                BB RFBUS GRANT
029C24h 4
                BB TSTADC
                BB TSTDAC
029C28h 4
029C2Ch 1x4
                PAD 12
                BB ILLEGAL TX_RATE
029C30h 4
029C34h 4
                BB SPUR REPORT B0
                BB CHANNEL STATUS
029C38h 4
029C3Ch 4
                BB RSSI B0
                BB SPUR EST CCK REPORT B0
029C40h 4
029C44h 1x104
                PAD 13 ; (old 1x172)
029CF0h 4
                BB CHAN INFO NOISE PWR
                BB CHAN INFO GAIN DIFF
029CF4h 4
                                                      ; located HERE in
                BB CHAN INFO FINE TIMING
029CF8h 4
                                                      ; older revision
                BB CHAN INFO GAIN BO
029CFCh 4
                                                      ; (unlike below)
029D00h 4x60
                BB CHAN INFO CHAN TAB B0[0..59]
029CACh 4
                BB CHAN INFO NOISE PWR
                BB CHAN INFO GAIN DIFF
029CB0h 4
                                                      : located HERE in
029CB4h 4
                BB CHAN INFO FINE TIMING
                                                      ; newer revision
                                                     ; (unlike above)
029CB8h 4
                BB CHAN INFO GAIN BO
                BB CHAN INFO CHAN TAB B0[0..59]
029CBCh 4x60
                                                     ;/
029DACh 1x56
                PAD 14 ; (old 1x528 at 9DF0h)
029DE4h 4
                BB PAPRD AM2AM MASK
                BB PAPRD AM2PM MASK
029DE8h 4
                BB PAPRD HT40 MASK
029DECh 4
029DF0h 4
                BB PAPRD CTRLO
                                                       exists ONLY in
029DF4h 4
                BB PAPRD CTRL1
                                                       newer revision
                BB PA GAIN123
029DF8h 4
029DFCh 4
                BB PA GAIN45
                BB PAPRD PRE POST SCALE (0..7)
029E00h 4x8
                BB PAPRD MEM TAB[....]
029E20h 4x120
```

```
"BASEBAND 1"
                 BB PEAK DET_CTRL_1
02A000h 4
02A004h 4
                 BB PEAK DET CTRL 2
                 BB RX GAIN BOUNDS 1
02A008h 4
                 BB RX GAIN BOUNDS 2
02A00Ch 4
02A010h 4
                 BB PEAK DET CAL CTRL
                 BB AGC DIG DC CTRL
02A014h 4
02A018h 4
                 BB AGC DIG DC STATUS I B0
                 BB AGC DIG DC STATUS Q B0
02A01Ch 4
02A020h 1x468
                 PAD 15
02A1F4h 4
                 BB BBB TXFIR 0
                 BB BBB TXFIR 1
02A1F8h 4
02A1FCh 4
                 BB BBB TXFIR 2
                 BB MODES SELECT
02A200h 4
                 BB BBB TX CTRL
02A204h 4
02A208h 4
                 BB BBB SIG DETECT
02A20Ch 4
                 BB EXT ATTEN SWITCH CTL B0
                 BB BBB RX CTRL 1
02A210h 4
                 BB BBB RX CTRL 2
02A214h 4
                 BB BBB RX CTRL 3
02A218h 4
                 BB BBB RX CTRL 4
02A21Ch 4
02A220h 4
                 BB BBB RX CTRL 5
02A224h 4
                 BB BBB RX CTRL 6
02A228h 4
                 BB BBB DAGC CTRL
                 BB FORCE CLKEN CCK
02A22Ch 4
                 BB RX CLEAR DELAY
02A230h 4
                 BB POWERTX RATE3
                                     ;Power TX 1L,2L,2S
02A234h 4
                 BB POWERTX RATE4
                                     ;Power TX 55L,55S,11L,11S
02A238h 4
02A23Ch 1x4
                 PAD 16
                 BB CCK SPUR MIT
02A240h 4
                 BB PANIC WATCHDOG STATUS
02A244h 4
                 BB PANIC WATCHDOG CTRL 1
02A248h 4
                 BB PANIC WATCHDOG CTRL 2
02A24Ch 4
02A250h 4
                 BB IQCORR CTRL CCK
                                          ;with extra bit in newer revision
                 BB BLUETOOTH CNTL
02A254h 4
02A258h 4
                 BB TPC 1
                 BB TPC 2
02A25Ch 4
02A260h 4
                 BB TPC 3
02A264h 4
                 BB TPC 4 B0
                 BB ANALOG SWAP
02A268h 4
                 BB TPC 5 B0
02A26Ch 4
                 BB TPC 6 B0
02A270h 4
                 BB TPC 7
02A274h 4
02A278h 4
                 BB TPC 8
02A27Ch 4
                 BB TPC 9
```

```
02A280h 4x32
                 BB PDADC TAB B0[0..31]
02A300h 4x16
                 BB CL TAB B0[0..15]
02A340h 4
                 BB CL MAP 0 B0
02A344h 4
                 BB CL MAP 1 B0
02A348h 4
                 BB CL MAP 2 B0
                BB CL MAP 3 B0
02A34Ch 4
02A350h 1x8
                 PAD 17
02A358h 4
                 BB CL CAL CTRL
02A35Ch 4
                 BB CL MAP PAL 0 B0
02A360h 4
                 BB CL MAP PAL 1 B0
                                                 : exists ONLY in
02A364h 4
                 BB CL MAP PAL 2 B0
                                                 : newer revision
                 BB CL MAP PAL 3 B0
02A368h 4
                                                 ;/
                 \overline{PAD} \overline{18} ; (old \overline{1}x44 at A35Ch)
02A36Ch 1x28
02A388h 4
                 BB RIFS
02A38Ch 4
                 BB POWERTX RATE5
                                     ;Power TX HT20 0..3
02A390h 4
                                     ;Power TX HT20 4..7
                 BB POWERTX RATE6
02A394h 4
                 BB TPC 10
02A398h 4
                 BB TPC 11 B0
02A39Ch 4
                 BB CAL CHAIN MASK
                 PAD 19
02A3A0h 1x28
                 BB POWERTX SUB
02A3BCh 4
                                     ;Power TX Sub for 2chain
                                     ; Power TX HT4\overline{0} 0...3
02A3C0h 4
                 BB POWERTX RATE7
                                     ; Power TX HT40 4...7
02A3C4h 4
                 BB POWERTX RATE8
                                     ;Power TX DUP40/EXT20_CCK/OFDM
02A3C8h 4
                 BB POWERTX RATE9
                 BB POWERTX RATE10
                                     ;Power TX HT20 8..11
02A3CCh 4
                 BB POWERTX RATE11
                                     ;Power TX HT20/40 12/13
02A3D0h 4
                 BB POWERTX RATE12
                                    ;Power TX HT40 8..11
02A3D4h 4
                 BB FORCE ANALOG
02A3D8h 4
                 BB TPC 12
02A3DCh 4
02A3E0h 4
                 BB TPC 13
02A3E4h 4
                 BB TPC 14
02A3E8h 4
                 BB TPC 15
02A3ECh 4
                 BB TPC 16
02A3F0h 4
                 BB TPC 17
02A3F4h 4
                 BB TPC 18
02A3F8h 4
                 BB TPC 19
02A3FCh 4
                 BB TPC 20
02A400h 4x32
                 BB TX GAIN TAB (1..32)
                 BB TX GAIN TAB PAL (1..32)
02A480h 4x32
02A500h 1x24
                 PAD 20
02A518h 4x16
                 BB CALTX GAIN SET (0,2,4,6,..,28,30)
02A558h 4x96
                 BB TXIQCAL MEAS B0[0..95]
                 BB TXIQCAL START
02A6D8h 4
                 BB TXIQCAL CONTROL 0
02A6DCh 4
02A6E0h 4
                 BB TXIQCAL CONTROL 1
```

```
02A6E4h 4
                BB TXIQCAL CONTROL 2
02A6E8h 4
                BB TXIQCAL CONTROL 3
02A6ECh 4
                BB TXIO CORR COEFF 01 B0
02A6F0h 4
                BB TXIQ CORR COEFF 23 B0
                BB TXIQ CORR COEFF 45 B0
02A6F4h 4
                BB TXIO CORR COEFF 67 B0
02A6F8h 4
02A6FCh 4
                BB TXIQ CORR COEFF 89 B0
02A700h 4
                BB TXIQ CORR COEFF AB B0
                BB TXIQ CORR COEFF CD B0
02A704h 4
02A708h 4
                BB TXIQ CORR COEFF EF BO
                BB CAL RXBB GAIN TBL 0
02A70Ch 4
                BB CAL RXBB GAIN TBL 4
02A710h 4
                BB CAL RXBB GAIN TBL 8
02A714h 4
02A718h 4
                BB CAL RXBB GAIN TBL 12
                BB CAL RXBB GAIN TBL 16
02A71Ch 4
                BB CAL RXBB GAIN TBL 20
02A720h 4
                BB CAL RXBB GAIN TBL 24
02A724h 4
                BB TXIQCAL STATUS B0
02A728h 4
                BB PAPRD TRAINER CNTL1
02A72Ch 4
                                                ;\
                BB PAPRD TRAINER CNTL2
02A730h 4
02A734h 4
                BB PAPRD TRAINER CNTL3
                                                ; exists ONLY in
02A738h 4
                BB PAPRD TRAINER CNTL4
                                                 newer revision
                BB PAPRD TRAINER STAT1
02A73Ch 4
02A740h 4
                BB PAPRD TRAINER STAT2
                BB PAPRD TRAINER STAT3
02A744h 4
02A748h 1x144
                PAD 21 ; (old 1x172 at A72Ch)
                BB FCAL 1
02A7D8h 4
                BB FCAL 2 B0
02A7DCh 4
                BB RADAR BW FILTER
02A7E0h 4
02A7E4h 4
                BB DFT TONE CTRL B0
                BB THERM ADC 1
02A7E8h 4
                BB THERM ADC 2
02A7ECh 4
02A7F0h 4
                BB THERM ADC 3
02A7F4h 4
                BB THERM ADC 4
                BB TX FORCED GAIN
02A7F8h 4
                BB ECO CTRL
02A7FCh 4
02A800h 1x72
                PAD 22
02A848h 4
                BB GAIN FORCE MAX GAINS B1
                BB GAINS MIN OFFSETS B1
02A84Ch 4
02A850h 1x432
                PAD 23
                BB RX OCGAIN2[0..127]
02AA00h 4x128
02AC00h 1x1548
                PAD 24
02B20Ch 4
                BB EXT ATTEN SWITCH CTL B1
02B210h -
                unused/unspecified
```

```
mac pcu reg.h (2) (hw4.0)
 02C000h 4x1024 MAC PCU BASEBAND_2[0..1023] ;\
 02D000h 4x1024 MAC PCU BASEBAND 3[0..1023] ; after BB registers
 02E000h 4x512
                  MAC PCU BUF[0..511]
 02E800h -
                  unused/unspecified
rdma reg.h (hw4.0)
 030100h 4
                  DMA CONFIG
 030104h 4
                  DMA CONTROL
                  DMA SRC
 030108h 4
                  DMA DEST
 03010Ch 4
 030110h 4
                  DMA LENGTH
                  VMC_BASE
 030114h 4
 030118h 4
                  INDIRECT REG
                  INDIRECT_RETURN
 03011Ch 4
                  RDMA REGION (0..15)
 030120h 4x16
                  DMA STATUS
 030160h 4
 030164h 4
                  DMA INT EN
                  unused/unspecified
 030168h -
efuse reg.h (hw4.0)
 031000h 4
                  EFUSE WR ENABLE REG
 031004h 4
                  EFUSE INT ENABLE REG
                  EFUSE INT STATUS REG
 031008h 4
                  BITMASK WR REG
 03100Ch 4
                  VDDQ SETTLE TIME REG
 031010h 4
 031014h 4
                  RD STROBE PW REG
                  PG STROBE PW REG
 031018h 4
 03101Ch 1x2020
                  PAD0
                  EFUSE INTF[0..511]
 031800h 4x512
                  unused/unspecified
 032000h -
```

DSi Atheros Wifi - Internal I/O Map Summary (hw6.0)

Overall Summary (hw6.0)

```
008000h ..
                MIT (what is that...?) (maybe related to MITSUMI mode?)
00C000h 14h
                (uart reg.h)
00D000h ...
                DBG UART (another UART ?)
                (umbox wlan reg.h)
00E000h 38h
                Serial I2C/SPI (si reg.h)
010000h 18h
                ADDR ERROR (si reg.h)
010018h 18h
014000h 170h
                (gpio athr wlan reg.h)
018000h 130h
                (mbox wlan reg.h)
                WLAN HOST IF WINDOW (mbox wlan reg.h)
01A000h 2000h
01C000h 748h
                (analog intf athr wlan reg.h)
020000h 130h
                (wmac dma reg.h)
                (wmac qcu reg.h)
020800h 24Ch
021000h 7FCh
                (wmac dcu reg.h)
028000h 1000h
                (wmac pcu reg.h)
                bb req.h (1) - bb chn reg map
029800h 3F8h
                bb reg.h (2) - bb mrc reg map
029C00h 24h
                bb reg.h (3) - bb bbb reg map
029D00h 1Ch
                bb reg.h (4) - bb agc reg map
029E00h 400h
                bb reg.h (5) - bb sm reg map
02A200h 5F8h
                bb reg.h (6) - bb chn1 reg map
02A800h 3F8h
                bb reg.h (7) - bb agc1_reg_map
02AE00h 400h
                bb reg.h (8) - bb sml reg map
02B200h 5F8h
                bb reg.h (9) - bb chn3 reg map (DUMMY)
02C800h 400h
                bb reg.h (10) - bb agc3 reg map (mostly DUMMY)
02CE00h 184h
                bb reg.h (11) - bb sm3 reg map (DUMMY)
02D200h 600h
                bb reg.h (12) - mit local reg map, aka bb mit reg map
02D800h 20h
                MAC PCU BUF (wmac pcu reg.h)
02E000h 4x2048
                EFUSE (efuse wlan reg.h)
030000h 1800h
                STEREO 0 (stereo reg.h)
034000h 1Ch
035000h 58h
                (chk sum seg acc reg.h)
                STEREO 1 (maybe same format as STEREO 0 ?)
036000h ?
038000h 3Ch
                (mmac reg.h)
039000h 0Ch
                (fpga reg.h)
040000h 8
                (bridge intr reg.h)
                (mii reg.h)
040100h 8
040200h 28h
                (mdio reg.h)
040800h 20h
                (bridge chain gmac 0 rx reg.h)
                (bridge chain gmac 0 tx reg.h)
040C00h 1Ch
                SVD (what is that...?)
050000h ..
054000h ...
                (usb cast reg.h)
                                   ;<--- located at 54000h (?)
                usb RX chain 0..5 at 00054100h+(0..5)*100h (?)
054100h ...
                usb TX chain 0..5 at 00054700h+(0..5)*100h (?)
054700h ...
054C00h ...
                UART2 (yet another UART ?)
                (rdma reg.h)
054D00h A8h
054E00h 50h
                (athrI2cSlaveApbCsr.h)
```

```
055000h 40h
                  I2S (mbox i2s reg.h)
  056000h ...
                  I2S 1 (maybe same format as above "mbox i2s reg.h"?)
                  (map rf reg.h)
                                       ;\unknown base address
  xxxxxxh A00h
  xxxxxxh 20h
                  (odin reg.h)
                                       ;/
rtc soc reg.h (hw6.0)
  004000h 4
                  SOC RESET CONTROL
  004004h 4
                  SOC TCXO DETECT
                  SOC XTAL TEST
  004008h 4
  00400Ch 1x20
                   PAD0
  004020h 4
                  SOC CPU CLOCK
  004024h 1x4
                  PAD1
                  SOC CLOCK CONTROL
  004028h 4
  00402Ch 1x4
                  PAD2
  004030h 4
                  SOC WDT CONTROL
                                                ;\
  004034h 4
                  SOC WDT STATUS
                  SOC WDT
                                                 Watchdog Timer
  004038h 4
  00403Ch 4
                  SOC WDT COUNT
  004040h 4
                  SOC WDT RESET
  004044h 4
                  SOC INT STATUS
                                                ;-Interrupt Status
                  SOC_LF_TIMER0
  004048h 4
                                                ;\
                                                ; Low-Freg Timer
  00404Ch 4
                  SOC LF TIMER COUNTO
  004050h 4
                  SOC LF TIMER CONTROLO
                  SOC LF TIMER STATUSO
                                                ;/
  004054h 4
  004058h 4
                  SOC LF TIMER1
                                                ; Low-Freg Timer
  00405Ch 4
                  SOC LF TIMER COUNT1
  004060h 4
                  SOC LF TIMER CONTROL1
  004064h 4
                  SOC LF TIMER STATUS1
                  SOC LF TIMER2
  004068h 4
                  SOC LF TIMER COUNT2
                                                ; Low-Freg Timer
  00406Ch 4
  004070h 4
                  SOC LF TIMER CONTROL2
  004074h 4
                  SOC LF TIMER STATUS2
  004078h 4
                  SOC LF TIMER3
  00407Ch 4
                  SOC LF TIMER COUNT3
                                                ; Low-Freg Timer
  004080h 4
                  SOC LF TIMER CONTROL3
  004084h 4
                  SOC LF TIMER STATUS3
  004088h 4
                  SOC HF TIMER
                                                ; High-Freq Timer
  00408Ch 4
                  SOC HF TIMER COUNT
                  SOC HF LF COUNT
  004090h 4
                                          ;<--
                  SOC HF TIMER CONTROL
  004094h 4
  004098h 4
                  SOC HF TIMER STATUS
                                                ;/
                                                ;\
  00409Ch 4
                  SOC RTC CONTROL
                  SOC RTC TIME
  0040A0h 4
                  SOC RTC DATE
  0040A4h 4
```

```
0040A8h 4
                SOC RTC SET TIME
                                              ; Real-Time Clock
0040ACh 4
                SOC RTC SET DATE
0040B0h 4
                SOC RTC SET ALARM
0040B4h 4
                SOC RTC CONFIG
0040B8h 4
                SOC RTC ALARM STATUS
0040BCh 4
                SOC UART WAKEUP
0040C0h 4
                SOC RESET CAUSE
0040C4h 4
                SOC SYSTEM SLEEP
0040C8h 4
                SOC SDIO WRAPPER
0040CCh 4
                SOC INT STATUS1
0040D0h 1x4
                PAD3
0040D4h 4
                SOC LPO CAL TIME
0040D8h 4
                SOC LPO INIT DIVIDEND INT
0040DCh 4
                SOC LPO INIT DIVIDEND FRACTION
                                                      : LP0
0040E0h 4
                SOC LPO CAL
0040E4h 4
                SOC LPO CAL TEST CONTROL
0040E8h 4
                SOC LPO CAL TEST STATUS
                LEGACY SOC CHIP ID
                                                      ;\Chip ID
0040ECh 4
                SOC CHIP ID
0040F0h 4
                PAD4
0040F4h 1x24
                SOC POWER REG
00410Ch 4
004110h 4
                SOC CORE CLK CTRL
                SOC GPIO WAKEUP CONTROL
004114h 4
004118h 1x252
                PAD5
004214h 4
                SLEEP RETENTION
004218h 1x108
                PAD6
                LP PERF COUNTER
004284h 4
004288h 4
                                                      ; Perf
                LP PERF LIGHT SLEEP
00428Ch 4
                LP PERF DEEP SLEEP
004290h 4
                LP PERF ON
004294h 1x20
                PAD7
0042A8h 4
                CHIP MODE
0042ACh 4
                CLK REQ FALL EDGE
                                                      ;\0TP
0042B0h 4
                0TP
                OTP STATUS
                                                      ;/
0042B4h 4
0042B8h 4
                PMU
0042BCh 4
                PMU CONFIG
                PMU PAREG
0042C0h 4
                PMU BYPASS
0042C4h 4
0042C8h 1x20
                PAD8
0042DCh 4
                THERM CTRL1
                                                      ;\
                                                      ; Therm
0042E0h 4
                THERM CTRL2
0042E4h 4
                THERM CTRL3
0042E8h 4
                LISTEN MODE1
0042ECh 4
                LISTEN MODE2
```

```
0042F0h 4
                  AUDIO PLL CONFIG
 0042F4h 4
                  AUDIO PLL MODULATION
 0042F8h 4
                  AUDIO PLL MOD STEP
                  CURRENT AUDIO PLL MODULATION
 0042FCh 4
 004300h 4
                  ETH PLL CONFIG
 004304h 4
                  CPU PLL CONFIG
                  BB PLL CONFIG
 004308h 4
 00430Ch 4
                  ETH XMII
 004310h 4
                  USB PHY CONFIG
 004314h 4
                  MITSUMI INT CONTROL REG
 004318h 4
                  MITSUMI INT STATUS REG
                  CURRENT WORKING MODE
 00431Ch 4
                  RTC SLEEP COUNT
 004320h 4
 004324h 4
                  MIT2 VAP
                  SECOND HOST INFT
 004328h 4
 00432Ch 4
                  SDIO HOST
 004330h 4
                  ENTERPRISE CONFIG
                  RTC DEBUG BUS
 004334h 4
                  RTC EXT CLK BUF
 004338h 4
rtc sync reg.h (hw6.0)
 000000h 1x576
                  PAD 0
                  RTC SYNC RESET
 000240h 4
                  RTC SYNC STATUS
 000244h 4
                  RTC SYNC DERIVED
 000248h 4
                  RTC SYNC FORCE WAKE
 00024Ch 4
                  RTC SYNC INTR CAUSE
 000250h 4
 000254h 4
                  RTC SYNC INTR ENABLE
                  RTC SYNC INTR MASK
 000258h 4
 00025Ch ...
rtc wlan reg.h (hw6.0)
 005000h 4
                  WLAN RESET CONTROL
                  WLAN XTAL CONTROL
 005004h 4
                  WLAN REG CONTROLO
 005008h 4
                  WLAN REG CONTROL1
 00500Ch 4
                  WLAN QUADRATURE
 005010h 4
                  WLAN PLL CONTROL
 005014h 4
 005018h 4
                  WLAN PLL SETTLE
                  WLAN XTAL SETTLE
 00501Ch 4
 005020h 4
                  WLAN CLOCK OUT
                  WLAN BIAS OVERRIDE
 005024h 4
                  WLAN RESET CAUSE
 005028h 4
                  WLAN SYSTEM SLEEP
 00502Ch 4
```

```
005030h 4
                  WLAN MAC SLEEP CONTROL
 005034h 4
                  WLAN KEEP AWAKE
 005038h 4
                  WLAN DERIVED RTC CLK
 00503Ch 4
                  MAC PCU SLP32 MODE
 005040h 4
                  MAC PCU SLP32 WAKE
                  MAC PCU SLP32 INC
 005044h 4
 005048h 4
                  MAC PCU SLP MIB1
 00504Ch 4
                  MAC PCU SLP MIB2
 005050h 4
                  MAC PCU SLP MIB3
 005054h 4
                  MAC PCU TSF L32
 005058h 4
                  MAC PCU TSF U32
                  MAC PCU WBTIMER 0
 00505Ch 4
 005060h 4
                  MAC PCU WBTIMER 1
                  MAC PCU GENERIC TIMERS [0..15]
 005064h 4x16
 0050A4h 1x24
                  PAD 0
 0050BCh 4
                  MAC PCU GENERIC TIMERS MODE
 0050C0h 4
                  MAC PCU SLP1
 0050C4h 4
                  MAC PCU SLP2
                  MAC PCU SLP3
 0050C8h 4
 0050CCh 4
                  MAC PCU SLP4
 0050D0h 4
                  MAC PCU RESET TSF
 0050D4h 4
                  MAC PCU TSF2 L32
                  MAC PCU TSF2 U32
 0050D8h 4
                  MAC PCU GENERIC TIMERS2[0..15]
 0050DCh 4x16
 00511Ch 1x24
                  PAD 1
                  MAC PCU GENERIC TIMERS MODE2
 005134h 4
 005138h 1x12
                  PAD 2
                  MAC PCU TSF THRESHOLD
 005144h 4
                  WLAN HT
 005148h 4
 00514Ch 1x4
                  PAD 3
                  MAC PCU GENERIC TIMERS TSF SEL
 005150h 4
                  MAC PCU BMISS TIMEOUT
 005154h 4
                  MAC PCU BMISS2 TIMEOUT
 005158h 4
                  RTC AXI AHB BRIDGE
 00515Ch 4
                  UNIFIED MAC REVID
 005160h 4
 005164h ...
wlan coex reg.h (hw6.0)
  006000h 4
                  MCI COMMANDO
 006004h 4
                  MCI COMMAND1
 006008h 4
                  MCI COMMAND2
 00600Ch 4
                  MCI RX CTRL
 006010h 4
                  MCI TX CTRL
                  MCI MSG ATTRIBUTES TABLE
 006014h 4
```

```
006018h 4
                  MCI SCHD TABLE 0
 00601Ch 4
                  MCI SCHD TABLE 1
                  MCI GPM 0
 006020h 4
                  MCI GPM 1
 006024h 4
 006028h 4
                  MCI INTERRUPT RAW
 00602Ch 4
                  MCI INTERRUPT EN
                  MCI REMOTE CPU INT
 006030h 4
 006034h 4
                  MCI REMOTE CPU INT EN
                  MCI_INTERRUPT_RX_MSG_RAW
 006038h 4
 00603Ch 4
                  MCI_INTERRUPT_RX_MSG_EN
 006040h 4
                  MCI CPU INT
                  MCI RX STATUS
 006044h 4
                  MCI CONT STATUS
 006048h 4
 00604Ch 4
                  MCI BT PRIO
                  MCI_BT_PRI1
 006050h 4
 006054h 4
                  MCI_BT_PRI2
 006058h 4
                  MCI_BT_PRI3
 00605Ch 4
                  MCI BT PRI
                  MCI WL FRE00
 006060h 4
                  MCI WL FREQ1
 006064h 4
                  MCI WL FREQ2
 006068h 4
                  MCI GAIN
 00606Ch 4
 006070h 4
                  MCI WBTIMER1
 006074h 4
                  MCI WBTIMER2
 006078h 4
                  MCI WBTIMER3
                  MCI_WBTIMER4
 00607Ch 4
                  MCI MAXGAIN
 006080h 4
 006084h 1x40
                  PAD 0
                  BTCOEX CTRL
 0060ACh 4
 0060B0h 1x156
                  PAD 1
                  BTCOEX CTRL2
 00614Ch 4
 006150h 1x260
                  PAD 2
                  BTCOEX DBG
 006254h 4
 006258h 4
                  MCI LAST HW MSG HDR
 00625Ch 4
                  MCI LAST HW MSG BDY
                  MCI MAXGAIN RST
 006260h 4
 006264h ...
bt coex reg.h (hw6.0)
 007000h 4
                  BTC0EXCTRL
                                                   ;\
 007004h 4
                  WBSYNC PRIORITY1
 007008h 4
                  WBSYNC PRIORITY2
                  WBSYNC PRIORITY3
 00700Ch 4
                  BTCOEXO ;SYNC DUR
 007010h 4
```

```
007014h 4
                  BTCOEX1 ; CLK THRES
 007018h 4
                  BTC0EX2 ; FRAME THRES
 00701Ch 4
                  BTC0EX3
                          ;CLK CNT
                                                     moved from 004218h (hw4)
 007020h 4
                  BTC0EX4
                          ;FRAME CNT
                                                     to 007000h (hw6)
 007024h 4
                  BTC0EX5
                          ; IDLE CNT
 007028h 4
                  BTCOEX6 ; IDLE_RESET_LVL_BITMAP
 00702Ch 4
                  L0CK
 007030h 4
                  NOLOCK PRIORITY
 007034h 4
                  WBSYNC
 007038h 4
                  WBSYNC1
 00703Ch 4
                  WBSYNC2
                  WBSYNC3
 007040h 4
 007044h 4
                  WB TIMER TARGET
 007048h 4
                  WB TIMER SLOP
 00704Ch 4
                  BTCOEX INT EN
 007050h 4
                  BTCOEX INT STAT
 007054h 4
                  BTPRIORITY INT EN
                  BTPRIORITY INT STAT
 007058h 4
                  BTPRIORITY STOMP INT EN
 00705Ch 4
                  BTPRIORITY STOMP INT STAT
 007060h 4
                  ST 64 BIT
 007064h 4
                  MESSAGE WR
 007068h 4
                                                    ; moved from 004294h (hw4)
                  MESSAGE WR P
 00706Ch 4
                                                     to 007064h (hw6)
 007070h 4
                  MESSAGE RD
 007074h 4
                  MESSAGE RD P
 007078h 4
                  BTPRIORITY INT
 00707Ch 4
                  SCO PARAMS
                  SCO PRIORITY
 007080h 4
                  SCO SYNC
 007084h 4
                                                     new, hw6.0 only
                  BTCOEX RAW STAT
 007088h 4
 00708Ch 4
                  BTPRIORITY RAW STAT
                  BTPRIORITY STOMP RAW STAT
 007090h 4
uart reg.h (hw6.0)
 00C000h 4
                  UART DATA
                  UART CONTROL
 00C004h 4
 00C008h 4
                  UART CLKDIV
                  UART INT
 00C00Ch 4
                  UART INT EN
 00C010h 4
 00C014h ...
 00D000h ...
                  ??
umbox wlan reg.h (hw6.0)
 00E000h 4x2
                  UMBOX FIF0[0..1]
```

```
00E008h 4
                  UMBOX FIFO STATUS
 00E00Ch 4
                  UMBOX DMA POLICY
                  UMBOXO DMA RX DESCRIPTOR BASE
 00E010h 4
 00E014h 4
                  UMBOXO DMA RX CONTROL
 00E018h 4
                  UMBOXO DMA TX DESCRIPTOR BASE
 00E01Ch 4
                  UMBOXO DMA TX CONTROL
 00E020h 4
                  UMBOX FIFO TIMEOUT
 00E024h 4
                  UMBOX INT STATUS
                  UMBOX INT ENABLE
 00E028h 4
 00E02Ch 4
                  UMBOX DEBUG
                  UMBOX FIFO RESET
 00E030h 4
 00E034h 4
                  UMBOX HCI FRAMER
Serial I2C/SPI (si reg.h) (hw6.0)
 010000h 4
                  SI CONFIG
 010004h 4
                  SI CS
                  SI TX DATA0
 010008h 4
                  SI TX DATA1
 01000Ch 4
 010010h 4
                  SI RX DATA0
 010014h 4
                  SI RX DATA1
ADDR ERROR (si reg.h) (hw6.0)
 010018h 4
                  WLAN APB ADDR ERROR CONTROL ;\
                  WLAN APB ADDR ERROR STATUS ; ADDR ERROR
 01001Ch 4
                  WLAN AHB ADDR ERROR CONTROL; (located at 8xxxh in hw4)
 010020h 4
                  WLAN AHB ADDR ERROR STATUS ;/
 010024h 4
                  WLAN AHB CONFIG
 010028h 4
                  WLAN MEMORY MAP
 01002Ch 4
gpio athr wlan reg.h (hw6.0)
  014000h 4
                  WLAN GPIO OUT LOW
                  WLAN GPIO OUT W1TS LOW
 014004h 4
 014008h 4
                  WLAN GPIO OUT W1TC LOW
                                            : GPIO Output Data
                  WLAN GPIO OUT HIGH
 01400Ch 4
                                            ; (direct, and Write-1-To-Set/Clr)
                  WLAN GPIO OUT W1TS HIGH ;
 014010h 4
                  WLAN GPIO OUT W1TC HIGH ;/
 014014h 4
 014018h 4
                  WLAN GPIO ENABLE LOW
 01401Ch 4
                  WLAN GPIO ENABLE W1TS LOW
                  WLAN GPIO ENABLE W1TC LOW
                                                       ; GPIO Output Enable
 014020h 4
                  WLAN GPIO ENABLE HIGH
                                                         (direct, and Set/Clr)
 014024h 4
 014028h 4
                  WLAN GPIO ENABLE W1TS HIGH
 01402Ch 4
                  WLAN GPIO ENABLE W1TC HIGH
                                                       ;/
 014030h 4
                  WLAN GPIO IN LOW
                                                          ;\
 014034h 4
                  WLAN GPIO STATUS LOW
                                                       ;\ ; GPIO Input
```

```
014038h 4
                WLAN GPIO IN HIGH
                                                        ;/
01403Ch 4
                WLAN GPIO STATUS HIGH
014040h 4
                WLAN GPIO STATUS W1TS LOW
                                                        GPIO Interrupt Status
014044h 4
                WLAN GPIO STATUS W1TC LOW
                                                        (direct, and Set/Clr)
014048h 4
                WLAN GPIO STATUS W1TS HIGH
                WLAN GPIO STATUS W1TC HIGH
01404Ch 4
014050h 4
                WLAN GPIO PINO
                                  ;GPIOO or SDIO CMD
014054h 4
                WLAN GPIO PIN1
                                  ;GPI01 or SDI0 D3
014058h 4
                WLAN GPIO PIN2
                                  ;GPI02 or SDI0 D2
01405Ch 4
                WLAN GPIO PIN3
                                  ;GPI03 or SDI0 D1
                WLAN GPIO PIN4
                                  ;GPI04 or SDI0 D0
014060h 4
                WLAN GPIO PIN5
                                  GPI05 or SDI0 CLK
014064h 4
014068h 4
                WLAN GPIO PIN6
                                  ;GPI06
                WLAN GPIO PIN7
                                  :GPI07
01406Ch 4
                WLAN GPIO PIN8
014070h 4
                                  ; . . .
                WLAN GPIO PIN9
014074h 4
                                  ; . .
                WLAN GPIO PIN10
014078h 4
01407Ch 4
                WLAN GPIO PIN11
014080h 4
                WLAN GPIO PIN12
014084h 4
                WLAN GPIO PIN13
014088h 4
                WLAN GPIO PIN14
01408Ch 4
                WLAN GPIO PIN15
014090h 4
                WLAN GPIO PIN16
014094h 4
                WLAN GPIO PIN17
014098h 4
                WLAN GPIO PIN18
01409Ch 4
                WLAN GPIO PIN19
0140A0h 4
                WLAN GPIO PIN20
0140A4h 4
                WLAN GPIO PIN21
0140A8h 4
                WLAN GPIO PIN22
0140ACh 4
                WLAN GPIO PIN23
                WLAN GPIO PIN24
0140B0h 4
0140B4h 4
                WLAN GPIO PIN25
0140B8h 4
                WLAN GPIO PIN26
0140BCh 4
                WLAN GPIO PIN27
0140C0h 4
                WLAN GPIO PIN28
0140C4h 4
                WLAN GPIO PIN29
0140C8h 4
                WLAN GPIO PIN30
                WLAN GPIO PIN31
0140CCh 4
                WLAN GPIO PIN32
0140D0h 4
0140D4h 4
                WLAN GPIO PIN33
                WLAN GPIO PIN34
0140D8h 4
0140DCh 4
                WLAN GPIO PIN35
0140E0h 4
                WLAN GPIO PIN36
                WLAN GPIO PIN37
0140E4h 4
0140E8h 4
                WLAN GPIO PIN38
```

```
0140ECh 4
                  WLAN GPIO PIN39
 0140F0h 4
                  WLAN GPIO PIN40
 0140F4h 4
                  WLAN GPIO PIN41
 0140F8h 4
                  WLAN GPIO PIN42
                  WLAN GPIO PIN43
 0140FCh 4
                  WLAN GPIO PIN44
 014100h 4
 014104h 4
                  WLAN GPIO PIN45
 014108h 4
                  WLAN GPIO PIN46
                  WLAN GPIO PIN47
 01410Ch 4
 014110h 4
                  WLAN GPIO PIN48
                  WLAN GPIO PIN49
 014114h 4
                  WLAN GPIO PIN50
 014118h 4
                  WLAN GPIO PIN51
 01411Ch 4
 014120h 4
                  WLAN GPIO PIN52
                  WLAN GPIO PIN53
 014124h 4
                  WLAN GPIO PIN54
 014128h 4
                  WLAN GPIO PIN55
 01412Ch 4
 014130h 4
                  WLAN GPIO PIN56
                  SDI0
 014134h 4
 014138h 4
                  WL SOC APB
                  WLAN SIGMA DELTA
 01413Ch 4
                  WL BOOTSTRAP
 014140h 4
                  CORE BOOTSTRAP LOW
 014144h 4
 014148h 4
                  CORE BOOTSTRAP HIGH
                  WLAN DEBUG CONTROL
 01414Ch 4
                  WLAN DEBUG INPUT SEL
 014150h 4
 014154h 4
                  WLAN DEBUG OUT
 014158h 4
                  WLAN RESET TUPLE STATUS
                  ANTENNA CONTROL
 01415Ch 4
 014160h 4
                  SDI02
                  SDHC
 014164h 4
                  AMBA DEBUG BUS
 014168h 4
 01416Ch 4
                  CPU MBIST
MBOX Registers (mbox wlan reg.h) (hw6.0)
                  WLAN MBOX FIF0[0..3]
  018000h 4x4
 018010h 4
                  WLAN MBOX FIFO STATUS
 018014h 4
                  WLAN MBOX DMA POLICY
                  WLAN MBOXO DMA RX DESCRIPTOR BASE
 018018h 4
                                                        ;\
                                                        ; MBOX 0
                  WLAN MBOXO DMA RX CONTROL
 01801Ch 4
                  WLAN MBOXO DMA TX DESCRIPTOR BASE
 018020h 4
                  WLAN MBOXO DMA TX CONTROL
                                                        ;/
 018024h 4
 018028h 4
                  WLAN MBOX1 DMA RX DESCRIPTOR BASE
                                                        ;\
                  WLAN MBOX1 DMA RX CONTROL
 01802Ch 4
                                                        ; MBOX 1
```

```
018030h 4
                  WLAN MBOX1 DMA TX DESCRIPTOR BASE
 018034h 4
                  WLAN MBOX1 DMA TX CONTROL
                                                        ;/
                  WLAN MBOX2 DMA RX DESCRIPTOR BASE
                                                       ;\
 018038h 4
 01803Ch 4
                  WLAN MBOX2 DMA RX CONTROL
                                                       ; MB0X 2
                  WLAN MBOX2 DMA TX DESCRIPTOR BASE
 018040h 4
                  WLAN MBOX2 DMA TX CONTROL
 018044h 4
                                                        ;/
 018048h 4
                  WLAN MBOX3 DMA RX DESCRIPTOR BASE
 01804Ch 4
                  WLAN MBOX3 DMA RX CONTROL
                                                       ; MB0X 3
                  WLAN MBOX3 DMA TX DESCRIPTOR BASE
 018050h 4
 018054h 4
                  WLAN MBOX3 DMA TX CONTROL
                                                       ;/
                  WLAN MBOX INT STATUS
 018058h 4
                                                        ;\Interrupt
                  WLAN MBOX INT ENABLE
 01805Ch 4
                  WLAN INT HOST
 018060h 4
                  PAD0
 018064h 1x28
 018080h 4x8
                  WLAN LOCAL COUNT[0..7]
                  WLAN COUNT INC[0..7]
 0180A0h 4x8
 0180C0h 4x8
                  WLAN LOCAL SCRATCH[0..7]
                  WLAN USE LOCAL BUS
 0180E0h 4
 0180E4h 4
                  WLAN SDIO CONFIG
 0180E8h 4
                  WLAN MBOX DEBUG
 0180ECh 4
                  WLAN MBOX FIFO RESET
                  WLAN MBOX TXFIFO POP[0..3]
 0180F0h 4x4
                  WLAN MBOX RXFIFO POP[0..3]
 018100h 4x4
 018110h 4
                  WLAN SDIO DEBUG
                  WLAN GMBOXO DMA RX DESCRIPTOR BASE
 018114h 4
                  WLAN GMBOXO DMA RX CONTROL
 018118h 4
                                                       ; hw4.0 and hw6.0
 01811Ch 4
                  WLAN GMBOXO DMA TX DESCRIPTOR BASE
 018120h 4
                  WLAN GMBOXO DMA TX CONTROL
                  WLAN GMBOX INT STATUS
 018124h 4
 018128h 4
                  WLAN GMBOX INT ENABLE
                  STE MODE
                                                        ;<-- hw6.0 only
 01812Ch 4
 018130h 1x7888
                  PAD1
                  WLAN HOST IF WINDOW[0..2047]
 01A000h 4x2048
analog intf athr wlan reg.h (hw6.0)
                  RXRF BIAS1
 01C000h 4
 01C004h 4
                  RXRF BIAS2
 01C008h 4
                  RXRF GAINSTAGES
                  RXRF AGC
 01C00Ch 4
 01C010h 1x48
                  PAD 0
 01C040h 4
                  TXRF1
 01C044h 4
                  TXRF2
 01C048h 4
                  TXRF3
 01C04Ch 4
                  TXRF4
```

01C050h	4	TYDEE
		TXRF5
01C054h	4	TXRF6
01C058h	4	TXRF7
01C05Ch	4	TXRF8
01C060h	4	TXRF9
01C064h	4	TXRF10
01C068h	4	TXRF11
01C06Ch	4	TXRF12
01C070h	1x16	PAD 1
01C080h	4	SYNTH1
01C084h		SYNTH2
01C088h		SYNTH3
01C08Ch	4	SYNTH4
01C090h	4	SYNTH5
01C094h	4	SYNTH6
01C098h	4	SYNTH7
01C09Ch	4	SYNTH8
01C0A0h	4	SYNTH9
01C0A4h	4	SYNTH10
01C0A4h		SYNTH11
01C0ACh		SYNTH12
01C0B0h	4	SYNTH13
01C0B4h	4	SYNTH14
01C0B8h	1x8	PAD2
01C0C0h	4	BIAS1
01C0C4h	4	BIAS2
01C0C8h	4	BIAS3
01C0CCh	4	BIAS4
01C0D0h	1x48	PAD 3
01C100h	4	$RXT\overline{X1}$
01C104h	4	RXTX2
01C108h	4	RXTX3
01C10Ch	1x52	PAD 4
01C140h	4	BB1
01C144h	4	BB2
01C144h	4	BB3
01C14Ch	1x308	PAD_5
01C280h	4	PLLCLKM0DA
01C284h		PLLCLKM0DA2
01C288h	4	T0P
01C28Ch		THERM
01C290h	4	XTAL
01C294h	1x236	PAD 6
01C380h		RBIST CNTRL
01C384h	4	TX DC OFFSET
1 1 1 2 2 2 1 1 1	•	56_0561

```
01C388h 4
                  TX TONEGENO
 01C38Ch 4
                  TX TONEGEN1
 01C390h 4
                  TX LFTONEGEN0
 01C394h 4
                  TX LINEAR RAMP I
 01C398h 4
                  TX LINEAR RAMP Q
 01C39Ch 4
                  TX PRBS MAG
                  TX PRBS SEED I
 01C3A0h 4
 01C3A4h 4
                  TX PRBS SEED Q
 01C3A8h 4
                  CMAC DC CANCEL
                  CMAC DC OFFSET
 01C3ACh 4
 01C3B0h 4
                  CMAC CORR
 01C3B4h 4
                  CMAC POWER
 01C3B8h 4
                  CMAC CROSS CORR
 01C3BCh 4
                  CMAC I202
 01C3C0h 4
                  CMAC POWER HPF
 01C3C4h 4
                  RXDAC SET1
 01C3C8h 4
                  RXDAC SET2
                  RXDAC LONG SHIFT
 01C3CCh 4
 01C3D0h 4
                  CMAC RESULTS I
                  CMAC RESULTS Q
 01C3D4h 4
                  PAD 7
 01C3D8h 1x872
                  PMU1
 01C740h 4
 01C744h 4
                  PMU2
wmac dma reg.h (hw6.0)
 020000h 1x8
                  PAD 0
 020008h 4
                  MAC DMA CR
 020004h 1x4
                  PAD 1
                  PAD 1
 02000Ch 1x4
                  MAC DMA CFG
 020014h 4
                  MAC DMA RXBUFPTR THRESH
 020018h 4
                  MAC DMA TXDPPTR THRESH
 02001Ch 4
 020020h 4
                  MAC DMA MIRT
                  MAC DMA GLOBAL IER
 020024h 4
 020028h 4
                  MAC DMA TIMT 0
 02002Ch 4
                  MAC DMA RIMT
 020030h 4
                  MAC DMA TXCFG
                  MAC DMA RXCFG
 020034h 4
                  MAC DMA RXJLA
 020038h 4
 02003Ch 1x4
                  PAD 2
                  MAC DMA MIBC
 020040h 4
                  MAC DMA TOPS
 020044h 4
                  MAC DMA RXNPTO
 020048h 4
                  MAC DMA TXNPTO
 02004Ch 4
```

```
020050h 4
                MAC DMA RPGTO
020054h 1x4
                PAD 3
020058h 4
                MAC DMA MACMISC
02005Ch 4
                MAC DMA INTER
                MAC DMA DATABUF
020060h 4
                MAC DMA GTT
020064h 4
020068h 4
                MAC DMA GTTM
02006Ch 4
                MAC DMA CST
                MAC DMA RXDP SIZE
020070h 4
                MAC DMA RX QUEUE HP RXDP
020074h 4
                MAC DMA RX QUEUE LP RXDP
020078h 4
02007Ch 1x4
                PAD 4
020080h 4
                MAC DMA ISR P - Primary Interrupt Status Register
020084h 4
                MAC DMA ISR SO - Secondary Interrupt O Status TX OK/DESC
                MAC DMA ISR S1 - Secondary Interrupt 1 Status TX ERR/EOL
020088h 4
02008Ch 4
                MAC DMA ISR S2 - Secondary Interrupt 2 Status TX URN/MISC
                MAC DMA ISR S3 - Secondary Interrupt 3 Status QCBR OVF/URN
020090h 4
020094h 4
                MAC DMA ISR S4 - Secondary Interrupt 4 Status QTRIG
                MAC DMA ISR S5 - Secondary Interrupt 5 Status TIMERS
020098h 4
02009Ch 4
                MAC DMA ISR S6 - Secondary Interrupt 6 Status UNKNOWN?
                MAC DMA IMR P - Primary Interrupt Mask Register
0200A0h 4
                MAC DMA IMR SO - Secondary Interrupt O Mask TX OK/DESC
0200A4h 4
                MAC DMA IMR S1 - Secondary Interrupt 1 Mask TX ERR/EOL
0200A8h 4
0200ACh 4
                MAC DMA IMR S2 - Secondary Interrupt 2 Mask TX URN/MISC
                MAC DMA IMR S3 - Secondary Interrupt 3 Mask QCBR OVF/URN
0200B0h 4
0200B4h 4
                MAC DMA IMR S4 - Secondary Interrupt 4 Mask QTRIG
0200B8h 4
                MAC DMA IMR S5 - Secondary Interrupt 5 Mask TIMERS
                MAC DMA IMR S6 - Secondary Interrupt 6 Mask UNKNOWN?
0200BCh 4
                MAC DMA ISR P RAC - Primary Interrupt Read-and-Clear
0200C0h 4
                                                                             ;\
0200C4h 4
                MAC DMA ISR S0 S - Secondary 0 Read-and-Clr TX OK/DESC
                MAC DMA ISR S1 S
                                  - Secondary 1 Read-and-Clr TX ERR/EOL
0200C8h 4
                MAC DMA ISR S6 S
0200CCh 4
                                  - Secondary 6? Read-and-Clr UNKNOWN? <-- ;</pre>
0200D0h 4
                MAC DMA ISR S2 S
                                  - Secondary 2? Read-and-Clr TX URN/MISC
                MAC DMA ISR S3 S
0200D4h 4
                                  - Secondary 3? Read-and-Clr QCBR OVF/URN
                                  - Secondary 4? Read-and-Clr QTRIG
0200D8h 4
                MAC DMA ISR S4 S
                MAC DMA ISR S5 S
                                  - Secondary 5? Read-and-Clr TIMERS
0200DCh 4
                                                                             ;/
0200E0h 4
                MAC DMA DMADBG 0
                MAC DMA DMADBG 1
0200E4h 4
                MAC DMA DMADBG 2
0200E8h 4
0200ECh 4
                MAC DMA DMADBG 3
0200F0h 4
                MAC DMA DMADBG 4
0200F4h 4
                MAC DMA DMADBG 5
0200F8h 4
                MAC DMA DMADBG 6
                MAC DMA DMADBG 7
0200FCh 4
020100h 4
                MAC DMA QCU TXDP REMAINING QCU 7 0
```

```
020104h 4
                  MAC DMA QCU TXDP REMAINING QCU 9 8
 020108h 4
                  MAC DMA TIMT 1
                                        ;note: "MAC DMA TIMT 0" is at 020028h
                  MAC DMA TIMT 2
 02010Ch 4
 020110h 4
                  MAC DMA TIMT 3
                  MAC DMA TIMT 4
 020114h 4
 020118h 4
                  MAC DMA TIMT 5
 02011Ch 4
                  MAC DMA TIMT 6
 020120h 4
                  MAC DMA TIMT 7
                  MAC DMA TIMT 8
 020124h 4
 020128h 4
                  MAC DMA TIMT 9
 02012Ch 4
                  MAC DMA CHKACC
wmac qcu reg.h (hw6.0)
  020800h 4x10
                  MAC QCU TXDP[0..9]
 020828h 1x8
                  PAD 1
 020830h 4
                  MAC QCU STATUS RING START
 020834h 4
                  MAC QCU STATUS RING END
                  MAC QCU STATUS RING CURRENT
 020838h 4
 02083Ch 1x4
                  PAD 2
                  MAC QCU TXE
 020840h 4
 020844h 1x60
                  PAD 3
 020880h 4
                  MAC QCU TXD
 020884h 1x60
                  PAD 4
                  MAC \overline{\ Q}CU CBR[0..9]
 0208C0h 4x10
 0208E8h 1x24
                  PAD 5
 020900h 4x10
                  MAC QCU RDYTIME[0..9]
 020928h 1x24
                  PAD 6
                  MAC QCU_ONESHOT_ARM_SC
 020940h 4
 020944h 1x60
                  PAD 7
                  MAC QCU ONESHOT ARM CC
 020980h 4
 020984h 1x60
                  PAD 8
                  MAC QCU MISC[0..9]
 0209C0h 4x10
 0209E8h 1x24
                  PAD 9
 020A00h 4x10
                  MAC QCU CNT[0..9]
 020A28h 1x24
                  PAD 10
 020A40h 4
                  MAC QCU RDYTIME SHDN
 020A44h 4
                  MAC QCU DESC CRC CHK
 020A48h 4
                  MAC QCU EOL
wmac dcu reg.h (hw6.0)
  021000h 4x10
                  MAC DCU QCUMASK[0..9]
 021028h 1x8
                  PAD 1
                  MAC_DCU_GBL_IFS_SIFS
 021030h 4
 021034h 1x4
                  PAD 2
```

```
021038h 4
                MAC DCU TXFILTER DCU0 31 0
02103Ch 4
                MAC DCU TXFILTER DCU8 31 0
021040h 4x10
                MAC DCU LCL IFS[0..9]
021068h 1x8
                PAD 3
                MAC DCU GBL_IFS_SLOT
021070h 4
021074h 1x4
                PAD 4
021078h 4
                MAC DCU TXFILTER DCU0 63 32
02107Ch 4
                MAC DCU TXFILTER DCU8 63 32
021080h 4x10
                MAC DCU RETRY LIMIT[0..9]
0210A8h 1x8
                PAD 5
                MAC DCU GBL IFS EIFS
0210B0h 4
0210B4h 1x4
                PAD 6
0210B8h 4
                MAC DCU TXFILTER DCU0 95 64
0210BCh 4
                MAC DCU TXFILTER DCU8 95 64
                MAC DCU CHANNEL TIME[0..9]
0210C0h 4x10
0210E8h 1x8
                PAD 7
                MAC DCU GBL IFS MISC
0210F0h 4
0210F4h 1x4
                PAD 8
0210F8h 4
                MAC DCU TXFILTER DCU0 127 96
0210FCh 4
                MAC DCU TXFILTER DCU8 127 96
                MAC DCU MISC[0..9]
021100h 4x10
021128h 1x16
                PAD 9
                MAC DCU TXFILTER_DCU1_31_0
021138h 4
                MAC DCU TXFILTER_DCU9_31_0
02113Ch 4
                MAC DCU SEQ
021140h 4
                PAD 10
021144h 1x52
021178h 4
                MAC DCU TXFILTER DCU1 63 32
02117Ch 4
                MAC DCU TXFILTER DCU9 63 32
021180h 1x56
                PAD 11
                MAC DCU TXFILTER DCU1 95 64
0211B8h 4
0211BCh 4
                MAC DCU TXFILTER DCU9 95 64
0211C0h 1x56
                PAD 12
                MAC DCU TXFILTER DCU1 127 96
0211F8h 4
0211FCh 4
                MAC DCU TXFILTER DCU9 127 96
                PAD 13
021200h 1x56
021238h 4
                MAC DCU TXFILTER DCU2 31 0
02123Ch 1x52
                PAD 14
                MAC DCU PAUSE
021270h 4
021274h 1x4
                PAD 15
                MAC DCU_TXFILTER_DCU2_63_32
021278h 4
02127Ch 1x52
                PAD 16
                MAC DCU_WOW_KACFG
0212B0h 4
0212B4h 1x4
                PAD 17
                MAC DCU TXFILTER DCU2 95 64
0212B8h 4
0212BCh 1x52
                PAD 18
```

```
0212F0h 4
                MAC DCU TXSLOT
0212F4h 1x4
                PAD 19
                MAC_DCU_TXFILTER_DCU2_127_96
0212F8h 4
0212FCh 1x60
                PAD 20
021338h 4
                MAC DCU TXFILTER DCU3 31 0
02133Ch 1x60
                PAD 21
021378h 4
                MAC DCU TXFILTER DCU3_63_32
02137Ch 1x60
                PAD 22
                MAC DCU TXFILTER DCU3 95 64
0213B8h 4
0213BCh 1x60
                PAD 23
                MAC DCU TXFILTER DCU3 127 96
0213F8h 4
0213FCh 1x60
                PAD 24
                MAC DCU TXFILTER DCU4 31 0
021438h 4
02143Ch 4
                MAC DCU TXFILTER CLEAR
021440h 1x56
                PAD 25
                MAC DCU TXFILTER DCU4 63 32
021478h 4
02147Ch 4
                MAC DCU TXFILTER SET
021480h 1x56
                PAD 26
0214B8h 4
                MAC DCU TXFILTER DCU4 95 64
0214BCh 1x60
                PAD 27
                MAC DCU_TXFILTER_DCU4_127_96
0214F8h 4
0214FCh 1x60
                PAD 28
                MAC_DCU_TXFILTER_DCU5_31_0
021538h 4
02153Ch 1x60
                PAD 29
                MAC DCU TXFILTER DCU5 63 32
021578h 4
                PAD 30
02157Ch 1x60
0215B8h 4
                MAC_DCU_TXFILTER_DCU5_95_64
0215BCh 1x60
                PAD 31
                MAC DCU TXFILTER DCU5_127_96
0215F8h 4
0215FCh 1x60
                PAD 32
021638h 4
                MAC DCU TXFILTER DCU6 31 0
02163Ch 1x60
                PAD 33
                MAC DCU TXFILTER DCU6 63 32
021678h 4
02167Ch 1x60
                PAD 34
                MAC DCU TXFILTER DCU6 95 64
0216B8h 4
0216BCh 1x60
                PAD 35
                MAC DCU TXFILTER_DCU6_127_96
0216F8h 4
0216FCh 1x60
                PAD 36
                MAC DCU TXFILTER DCU7 31 0
021738h 4
02173Ch 1x60
                PAD 37
021778h 4
                MAC DCU TXFILTER DCU7 63 32
02177Ch 1x60
                PAD 38
0217B8h 4
                MAC DCU TXFILTER DCU7 95 64
0217BCh 1x60
                PAD 39
                MAC DCU_TXFILTER_DCU7_127_96
0217F8h 4
```

wmac pcu reg.h (1) (hw6.0) 028000h 4 MAC PCU STA ADDR L32 MAC PCU STA ADDR U16 028004h 4 MAC PCU BSSID L32 028008h 4 MAC PCU BSSID U16 02800Ch 4 028010h 4 MAC PCU BCN RSSI AVE MAC PCU ACK CTS TIMEOUT 028014h 4 MAC PCU BCN RSSI CTL 028018h 4 MAC PCU USEC LATENCY 02801Ch 4 MAC PCU BCN RSSI CTL2 028020h 4 028024h 4 MAC PCU BT WL 1 028028h 4 MAC PCU BT WL 2 MAC PCU BT WL 3 02802Ch 4 028030h 4 MAC PCU BT WL 4 MAC PCU COEX EPTA 028034h 4 MAC PCU MAX CFP DUR 028038h 4 MAC PCU RX FILTER 02803Ch 4 MAC PCU MCAST FILTER L32 028040h 4 MAC PCU MCAST FILTER U32 028044h 4 MAC PCU DIAG SW 028048h 4 02804Ch 1x8 PAD 1 MAC PCU TST_ADDAC 028054h 4 028058h 4 MAC PCU DEF ANTENNA 02805Ch 4 MAC PCU AES MUTE MASK 0 MAC PCU AES MUTE MASK 1 028060h 4 MAC PCU GATED CLKS 028064h 4 MAC PCU OBS BUS 2 028068h 4 MAC PCU OBS BUS 1 02806Ch 4 MAC PCU DYM MIMO PWR SAVE 028070h 4 028074h 1x12 PAD 2 MAC PCU LAST BEACON TSF 028080h 4 028084h 4 MAC PCU NAV MAC PCU RTS SUCCESS CNT 028088h 4 MAC PCU RTS FAIL CNT 02808Ch 4 MAC PCU ACK FAIL CNT 028090h 4 028094h 4 MAC PCU FCS FAIL CNT 028098h 4 MAC PCU BEACON CNT MAC PCU BEACON2 CNT 02809Ch 4 MAC PCU BASIC SET 0280A0h 4 MAC PCU MGMT SEQ 0280A4h 4 MAC PCU BF RPT1 0280A8h 4 MAC PCU BF RPT2 0280ACh 4 MAC PCU TX ANT 1 0280B0h 4

```
0280B4h 4
                MAC PCU TX ANT 2
0280B8h 4
                MAC PCU TX ANT 3
0280BCh 4
                MAC PCU TX ANT 4
0280C0h 4
                MAC PCU XRMODE
                MAC PCU XRDEL
0280C4h 4
                MAC PCU XRTO
0280C8h 4
0280CCh 4
                MAC PCU XRCRP
0280D0h 4
                MAC PCU XRSTMP
                PAD 3
0280D4h 1x8
0280DCh 4
                MAC PCU SELF GEN DEFAULT
0280E0h 4
                MAC PCU ADDRI MASK L32
                MAC PCU ADDR1 MASK U16
0280E4h 4
0280E8h 4
                MAC PCU TPC
0280ECh 4
                MAC PCU TX FRAME CNT
                MAC PCU RX FRAME CNT
0280F0h 4
                MAC PCU RX CLEAR CNT
0280F4h 4
                MAC PCU CYCLE CNT
0280F8h 4
0280FCh 4
                MAC PCU QUIET TIME 1
                MAC PCU QUIET TIME 2
028100h 4
028104h 1x4
                PAD 4
                MAC PCU QOS NO ACK
028108h 4
02810Ch 4
                MAC PCU PHY ERROR MASK
                MAC PCU XRLAT
028110h 4
                MAC PCU RXBUF
028114h 4
028118h 4
                MAC PCU MIC QOS CONTROL
                MAC PCU MIC QOS SELECT
02811Ch 4
028120h 4
                MAC PCU MISC MODE
028124h 4
                MAC PCU FILTER OFDM CNT
028128h 4
                MAC PCU FILTER CCK CNT
02812Ch 4
                MAC PCU PHY ERR CNT 1
                MAC PCU PHY ERR CNT 1 MASK
028130h 4
                MAC PCU PHY ERR CNT 2
028134h 4
028138h 4
                MAC PCU PHY ERR CNT 2 MASK
02813Ch 1x8
                PAD 5
                MAC PCU PHY ERROR EIFS MASK
028144h 4
028148h 1x8
                PAD 6
028150h 4
                MAC PCU COEX LNAMAXGAIN1
028154h 4
                MAC PCU COEX LNAMAXGAIN2
                MAC PCU COEX LNAMAXGAIN3
028158h 4
                MAC PCU COEX LNAMAXGAIN4
02815Ch 4
028160h 1x8
                PAD 7
028168h 4
                MAC PCU PHY ERR CNT 3
02816Ch 4
                MAC PCU PHY ERR CNT 3 MASK
                MAC_PCU_BLUETOOTH MODE
028170h 4
                PAD 8
028174h 1x4
```

```
028178h 4
                MAC PCU HCF TIMEOUT
02817Ch 4
                MAC PCU BLUETOOTH MODE2
                PAD 9
028180h 1x72
0281C8h 4
                MAC PCU BLUETOOTH TSF BT ACTIVE
                MAC PCU BLUETOOTH TSF_BT_PRIORITY
0281CCh 4
0281D0h 4
                MAC PCU TXSIFS
                MAC PCU BLUETOOTH MODE3
0281D4h 4
0281D8h 4
                MAC PCU BLUETOOTH MODE4
                MAC PCU BLUETOOTH MODE5
0281DCh 4
0281E0h 4
                MAC PCU BLUETOOTH WEIGHTS
                MAC PCU BT BT ASYNC
0281E4h 4
                PAD 10
0281E8h 1x4
                MAC PCU TXOP X
0281ECh 4
0281F0h 4
                MAC PCU TXOP 0 3
                MAC PCU TXOP 4 7
0281F4h 4
                MAC PCU TXOP 8 11
0281F8h 4
                MAC PCU TXOP 12 15
0281FCh 4
028200h 4
                MAC PCU TDMA TXFRAME START TIME TRIGGER LSB
                MAC PCU TDMA TXFRAME START TIME TRIGGER MSB
028204h 4
                MAC PCU TDMA SLOT ALERT CNTL
028208h 4
02820Ch 1x80
                PAD 11
                MAC PCU WOW1
02825Ch 4
                                             ;WOW Misc
                                             ;WOW AIFS/SLOT/TRY CNT
028260h 4
                MAC PCU WOW2
028264h 4
                MAC PCU LOGIC ANALYZER
028268h 4
                MAC PCU LOGIC ANALYZER 32L
02826Ch 4
                MAC PCU LOGIC ANALYZER 16U
                MAC PCU WOW3 BEACON FAIL
028270h 4
                                             ;WOW Beacon Fail Enable
                MAC PCU WOW3 BEACON
028274h 4
                                             ;WOW Beacon Timeout
                MAC PCU WOW3 KEEP ALIVE
                                             ;WOW Keep-Alive Timeout
028278h 4
02827Ch 4
                MAC PCU WOW KA
                                       :WOW Auto/Fail/BkoffCs Enable/Disable
                PAD 12
028280h 1x4
028284h 4
                PCU 1US
028288h 4
                PCU KA
02828Ch 4
                WOW EXACT
                                             ;WOW Exact Length/Offset 1
028290h 1x4
                PAD 13
028294h 4
                PCU WOW4
                                             :WOW Offset 0..3
028298h 4
                PCU WOW5
                                             :WOW Offset 4..7
                MAC_PCU_PHY_ERR_CNT_MASK_CONT
02829Ch 4
0282A0h 1x96
                PAD 14
                MAC PCU AZIMUTH_MODE
028300h 4
028304h 1x16
                PAD 15
028314h 4
                MAC PCU AZIMUTH TIME STAMP
028318h 4
                MAC PCU 20 40 MODE
                MAC PCU H XFER TIMEOUT
02831Ch 4
                PAD 16
028320h 1x8
```

```
028328h 4
                MAC PCU RX CLEAR DIFF CNT
02832Ch 4
                MAC PCU SELF GEN ANTENNA MASK
028330h 4
                MAC PCU BA BAR CONTROL
028334h 4
                MAC PCU LEGACY PLCP SP00F
028338h 4
                MAC PCU PHY ERROR MASK CONT
02833Ch 4
                MAC PCU TX TIMER
                MAC PCU TXBUF CTRL
028340h 4
028344h 4
                MAC PCU MISC MODE2
                MAC PCU ALT AES MUTE MASK
028348h 4
02834Ch 4
                MAC_PCU_W0W6
                                             ;;WOW RX Buf Start Addr (R)
028350h 4
                ASYNC FIFO REG1
                ASYNC FIFO REG2
028354h 4
028358h 4
                ASYNC FIFO REG3
02835Ch 4
                MAC PCU WOW5
                                             :WOW RX Abort Enable
028360h 4
                MAC PCU WOW LENGTH1
                                             ;WOW Pattern 0..3
                MAC PCU WOW LENGTH2
028364h 4
                                             ;WOW Pattern 4..7
                WOW PATTERN MATCH LESS THAN 256 BYTES
028368h 4
02836Ch 1x4
                PAD 17
028370h 4
                MAC PCU WOW4
                                             ;WOW Pattern Enable/Detect
                WOWZ EXACT
028374h 4
                                             ;WOW Exact Length/Offset 2 ;\
                PCU WOW6
028378h 4
                                             ;WOW Offset 8..11
02837Ch 4
                PCU WOW7
                                             ;WOW Offset 12..15
                MAC PCU WOW LENGTH3
028380h 4
                                             ;WOW Pattern 8..11
                                             ;WOW Pattern 12..15
028384h 4
                MAC PCU WOW LENGTH4
028388h 4
                MAC PCU LOCATION MODE CONTROL
                MAC PCU LOCATION MODE TIMER
02838Ch 4
028390h 1x8
                PAD 18
                MAC PCU BSSID2_L32
028398h 4
                MAC PCU BSSID2 U16
02839Ch 4
0283A0h 4
                MAC PCU DIRECT CONNECT
                MAC PCU TID TO AC
0283A4h 4
                MAC PCU HP QUEUE
0283A8h 4
                PAD 19
0283ACh 1x16
0283BCh 4
                MAC PCU AGC SATURATION CNTO
                MAC PCU AGC SATURATION CNT1
0283C0h 4
0283C4h 4
                MAC PCU AGC SATURATION CNT2
0283C8h 4
                MAC PCU HW BCN PROC1
                MAC PCU HW BCN PROC2
0283CCh 4
                MAC PCU MISC MODE3
0283D0h 4
                MAC PCU MISC MODE4
0283D4h 4
                PAD 20
0283D8h 1x4
                MAC PCU PS FILTER
0283DCh 4
0283E0h 4
                MAC PCU BASIC RATE SET0
                MAC PCU BASIC RATE SET1
0283E4h 4
0283E8h 4
                MAC PCU BASIC RATE SET2
```

```
0283ECh 4
                  MAC PCU BASIC RATE SET3
 0283F0h 1x16
                  PAD 21
                  MAC PCU TXBUF BA[0..63]
 028400h 4x64
 028500h 4x64
                  MAC PCU BT BT[0..63]
                  MAC PCU RX INT STATUS0
 028600h 4
                  MAC PCU RX INT STATUS1
 028604h 4
                  MAC PCU RX INT_STATUS2
 028608h 4
 02860Ch 4
                  MAC PCU RX INT STATUS3
 028610h 4
                  HT HALF GI RATE1
 028614h 4
                  HT HALF GI RATE2
 028618h 4
                  HT FULL GI RATE1
                  HT FULL GI RATE2
 02861Ch 4
 028620h 4
                  LEGACY RATE1
 028624h 4
                  LEGACY RATE2
                  LEGACY RATE3
 028628h 4
                  RX INT FILTER
 02862Ch 4
 028630h 4
                  RX INT OVERFLOW
                  RX FILTER THRESHO
 028634h 4
 028638h 4
                  RX FILTER THRESH1
                  RX PRIORITY THRESHO
 02863Ch 4
 028640h 4
                  RX PRIORITY THRESH1
 028644h 4
                  RX PRIORITY THRESH2
 028648h 4
                  RX PRIORITY THRESH3
 02864Ch 4
                  RX PRIORITY OFFSET0
 028650h 4
                  RX PRIORITY OFFSET1
 028654h 4
                  RX PRIORITY OFFSET2
 028658h 4
                  RX PRIORITY OFFSET3
                  RX PRIORITY OFFSET4
 02865Ch 4
                  RX PRIORITY OFFSET5
 028660h 4
 028664h 4
                  MAC PCU LAST BEACON2 TSF
                  MAC PCU PHY ERROR AIFS
 028668h 4
                  MAC PCU PHY ERROR AIFS MASK
 02866Ch 4
 028670h 4
                  MAC PCU FILTER RSSI AVE
                  MAC PCU TBD FILTER
 028674h 4
                  MAC PCU BT ANT SLEEP EXTEND
 028678h 4
                  PAD 22
 02867Ch 1x388
                  MAC PCU KEY CACHE[0..511]
 028800h 4x512
 029000h 1x20480 PAD 23
                                               ;<-- this includes BB regs
                 MAC PCU BUF[0..2047]
                                               ;<-- this after BB regs
 02E000h 4x2048
bb reg.h (1) - bb chn reg map (hw6.0)
  029800h 4
                  BB TIMING CONTROLS 1
 029804h 4
                  BB TIMING CONTROLS 2
                  BB TIMING CONTROLS 3
 029808h 4
```

```
02980Ch 4
                BB TIMING CONTROL 4
029810h 4
                BB TIMING CONTROL 5
029814h 4
                BB TIMING CONTROL 6
029818h 4
                BB TIMING CONTROL 11
                BB SPUR MASK CONTROLS
02981Ch 4
029820h 4
                BB FIND SIGNAL LOW
029824h 4
                BB SFCORR
029828h 4
                BB SELF CORR LOW
02982Ch 4
                BB EXT CHAN SCORR THR
029830h 4
                BB EXT CHAN PWR THR 2 B0
029834h 4
                BB RADAR DETECTION
                BB RADAR DETECTION 2
029838h 4
02983Ch 4
                BB EXTENSION RADAR
                PAD 0
029840h 1x64
029880h 4
                BB MULTICHAIN CONTROL
029884h 4
                BB PER CHAIN CSD
029888h 1x24
                PAD 1
0298A0h 4
                BB TX CRC
0298A4h 4
                BB TSTDAC CONSTANT
                BB SPUR REPORT B0
0298A8h 4
0298ACh 1x4
                PAD 2
                BB TXIQCAL_CONTROL_3
0298B0h 4
0298B4h 1x8
                PAD 3
0298BCh 4
                BB GREEN TX CONTROL 1
0298C0h 4
                BB IQ ADC MEAS 0 B0
                BB IQ ADC MEAS 1 B0
0298C4h 4
0298C8h 4
                BB IQ ADC MEAS 2 B0
0298CCh 4
                BB IQ ADC MEAS 3 B0
                BB TX PHASE RAMP B0
0298D0h 4
0298D4h 4
                BB ADC GAIN DC CORR BO
0298D8h 1x4
                PAD 4
                BB RX IQ CORR B0
0298DCh 4
0298E0h 1x4
                PAD 5
0298E4h 4
                BB PAPRD AM2AM MASK
0298E8h 4
                BB PAPRD AM2PM MASK
0298ECh 4
                BB PAPRD HT40 MASK
0298F0h 4
                BB PAPRD CTRLO BO
                BB PAPRD CTRL1 B0
0298F4h 4
                BB PA GAIN123 B0
0298F8h 4
                BB PA GAIN45 B0
0298FCh 4
                BB PAPRD PRE POST SCALE 0 B0
029900h 4
                BB PAPRD PRE POST SCALE 1 B0
029904h 4
029908h 4
                BB PAPRD PRE POST SCALE 2 B0
                BB PAPRD PRE POST SCALE 3 B0
02990Ch 4
029910h 4
                BB PAPRD PRE POST SCALE 4 B0
```

```
029914h 4
                  BB PAPRD PRE POST SCALE 5 B0
 029918h 4
                  BB PAPRD PRE POST SCALE 6 B0
 02991Ch 4
                  BB PAPRD PRE POST SCALE 7 B0
                  BB PAPRD MEM TAB B0[0..119]
 029920h 4x120
 029B00h 4x60
                  BB CHAN INFO CHAN TAB B0[0..59]
 029BF0h 4
                  BB CHN TABLES INTF ADDR
 029BF4h 4
                  BB CHN TABLES INTF DATA
bb reg.h (2) - bb mrc reg map (hw6.0)
                  BB TIMING CONTROL 3A
  029C00h 4
                  BB LDPC CNTL1
 029C04h 4
 029C08h 4
                  BB LDPC CNTL2
                  BB PILOT SPUR MASK
 029C0Ch 4
                  BB CHAN SPUR MASK
 029C10h 4
                  BB SHORT GI DELTA SLOPE
 029C14h 4
                  BB ML CNTL1
 029C18h 4
                  BB ML CNTL2
 029C1Ch 4
                  BB TSTADC
 029C20h 4
bb reg.h (3) - bb bbb reg map (hw6.0)
  029D00h 4
                  BB BBB RX CTRL 1
                  BB BBB RX CTRL 2
 029D04h 4
                  BB BBB RX CTRL 3
 029D08h 4
                  BB BBB RX CTRL 4
 029D0Ch 4
                  BB BBB RX CTRL 5
 029D10h 4
 029D14h 4
                  BB BBB RX CTRL 6
                  BB FORCE CLKEN CCK
 029D18h 4
bb reg.h (4) - bb agc reg map (hw6.0)
 029E00h 4
                  BB SETTLING TIME
                  BB GAIN FORCE MAX GAINS BO
 029E04h 4
                  BB GAINS MIN OFFSETS
 029E08h 4
                  BB DESIRED SIGSIZE
 029E0Ch 4
                  BB FIND SIGNAL
 029E10h 4
 029E14h 4
                  BB AGC
 029E18h 4
                  BB EXT ATTEN SWITCH CTL B0
 029E1Ch 4
                  BB CCA B0
 029E20h 4
                  BB CCA CTRL 2 B0
 029E24h 4
                  BB RESTART
 029E28h 4
                  BB MULTICHAIN GAIN CTRL
                  BB EXT CHAN PWR THR 1
 029E2Ch 4
 029E30h 4
                  BB EXT CHAN DETECT WIN
 029E34h 4
                  BB PWR THR 20 40 DET
 029E38h 4
                  BB RIFS SRCH
```

```
029E3Ch 4
                   BB PEAK DET CTRL 1
  029E40h 4
                   BB PEAK DET CTRL 2
  029E44h 4
                   BB RX GAIN BOUNDS 1
                   BB RX GAIN BOUNDS 2
  029E48h 4
  029E4Ch 4
                   BB PEAK DET CAL CTRL
                   BB AGC DIG DC CTRL
  029E50h 4
                   BB BT COEX 1
  029E54h 4
  029E58h 4
                   BB BT COEX 2
  029E5Ch 4
                   BB BT COEX 3
  029E60h 4
                   BB BT COEX 4
  029E64h 4
                   BB BT COEX 5
  029E68h 4
                   BB REDPWR CTRL 1
                   BB REDPWR CTRL 2
  029E6Ch 4
  029E70h 1x272
                   PAD 0
  029F80h 4
                   BB RSSI B0
  029F84h 4
                   BB SPUR EST CCK REPORT B0
  029F88h 4
                   BB AGC DIG DC STATUS I BO
  029F8Ch 4
                   BB AGC DIG DC STATUS Q B0
                   BB DC CAL STATUS BO
  029F90h 4
                   PAD \overline{1}
  029F94h 1x44
                   BB \overline{\text{BB}}\text{B} SIG DETECT
  029FC0h 4
  029FC4h 4
                   BB BBB DAGC CTRL
                   BB IQCORR CTRL CCK
  029FC8h 4
                   BB CCK SPUR MIT
  029FCCh 4
                   BB MRC CCK CTRL
  029FD0h 4
                   BB CCK BLOCKER DET
  029FD4h 4
                   PAD 2
  029FD8h 1x40
                   BB \overline{RX} OCGAIN[0..127]
  02A000h 4x128
bb reg.h (5) - bb sm reg map (hw6.0)
  02A200h 4
                   BB D2 CHIP ID
                   BB GEN CONTROLS
  02A204h 4
                   BB MODES SELECT
  02A208h 4
  02A20Ch 4
                   BB ACTIVE
                   PA\overline{D} 0
  02A210h 1x16
  02A220h 4
                   BB VIT SPUR MASK A
  02A224h 4
                   BB VIT SPUR MASK B
  02A228h 4
                   BB SPECTRAL SCAN
                   BB RADAR BW FILTER
  02A22Ch 4
                   BB SEARCH START DELAY
  02A230h 4
                   BB MAX RX LENGTH
  02A234h 4
                   BB FRAME CONTROL
  02A238h 4
  02A23Ch 4
                   BB RFBUS REQUEST
                   BB RFBUS GRANT
  02A240h 4
```

```
02A244h 4
                BB RIFS
02A248h 4
                BB SPECTRAL SCAN 2
02A24Ch 1x4
                PAD 1
02A250h 4
                BB RX CLEAR DELAY
02A254h 4
                BB ANALOG POWER ON TIME
02A258h 4
                BB TX TIMING 1
02A25Ch 4
                BB TX TIMING 2
02A260h 4
                BB TX TIMING 3
02A264h 4
                BB XPA TIMING CONTROL
02A268h 1x24
                PAD 2
02A280h 4
                BB MISC PA CONTROL
02A284h 4
                BB SWITCH TABLE CHN B0
02A288h 4
                BB SWITCH TABLE COM1
02A28Ch 4
                BB SWITCH TABLE COM2
02A290h 1x16
                PAD 3
02A2A0h 4
                BB MULTICHAIN ENABLE
02A2A4h 1x28
                PAD 4
                BB CAL CHAIN MASK
02A2C0h 4
02A2C4h 4
                BB AGC CONTROL
02A2C8h 4
                BB IQ ADC CAL MODE
                BB FCAL 1
02A2CCh 4
                BB FCAL 2 B0
02A2D0h 4
02A2D4h 4
                BB DFT TONE CTRL BO
                BB CL CAL CTRL
02A2D8h 4
02A2DCh 4
                BB CL MAP 0 B0
                BB CL MAP 1 B0
02A2E0h 4
02A2E4h 4
                BB CL MAP 2 B0
02A2E8h 4
                BB CL MAP 3 B0
02A2ECh 4
                BB CL MAP PAL 0 B0
02A2F0h 4
                BB CL MAP PAL 1 B0
                BB CL MAP PAL 2 B0
02A2F4h 4
                BB CL MAP PAL 3 B0
02A2F8h 4
02A2FCh 1x4
                PAD 5
                BB CL TAB B0[0..15]
02A300h 4x16
                BB SYNTH CONTROL
02A340h 4
02A344h 4
                BB ADDAC CLK SELECT
02A348h 4
                BB PLL CNTL
                BB ANALOG SWAP
02A34Ch 4
                BB ADDAC PARALLEL CONTROL
02A350h 4
02A354h 1x4
                PAD 6
                BB FORCE ANALOG
02A358h 4
02A35Ch 1x4
                PAD 7
                BB TEST CONTROLS
02A360h 4
02A364h 4
                BB TEST CONTROLS STATUS
                BB TSTDAC
02A368h 4
```

```
02A36Ch 4
                 BB CHANNEL STATUS
02A370h 4
                 BB CHANINFO CTRL
02A374h 4
                 BB CHAN INFO NOISE PWR
02A378h 4
                BB CHAN INFO GAIN DIFF
02A37Ch 4
                 BB CHAN INFO FINE TIMING
02A380h 4
                 BB CHAN INFO GAIN BO
02A384h 4
                 BB SM HIST
                \overline{PAD} \overline{8}
02A388h 1x8
02A390h 4
                 BB SCRAMBLER SEED
02A394h 4
                 BB BBB TX CTRL
02A398h 4
                 BB BBB TXFIR 0
                 BB BBB TXFIR 1
02A39Ch 4
02A3A0h 4
                BB BBB TXFIR 2
                 BB HEAVY CLIP CTRL
02A3A4h 4
02A3A8h 4
                 BB HEAVY CLIP 20
                 BB HEAVY CLIP 40
02A3ACh 4
02A3B0h 4
                 BB ILLEGAL TX RATE
                 PAD 9
02A3B4h 1x12
                 BB POWERTX RATE1
02A3C0h 4
                                     ;Power TX 0..3
                 BB POWERTX RATE2
                                     ; Power TX 4..7
02A3C4h 4
                 BB POWERTX RATE3
                                     ;Power TX 1L,2L,2S
02A3C8h 4
                 BB POWERTX RATE4
02A3CCh 4
                                     ;Power TX 55L,55S,11L,11S
                                     ;Power TX HT20 0..3
02A3D0h 4
                 BB POWERTX RATE5
                                     ; Power TX HT20 4...7
02A3D4h 4
                 BB POWERTX RATE6
                                     ;Power TX HT40 0..3
02A3D8h 4
                 BB POWERTX RATE7
                                     ;Power TX HT40 4...7
02A3DCh 4
                 BB POWERTX RATE8
                 BB POWERTX RATE9
                                     ;Power TX DUP40/EXT20 CCK/OFDM
02A3E0h 4
                 BB_POWERTX_RATE10
                                     ;Power TX HT20 8..11
02A3E4h 4
02A3E8h 4
                 BB POWERTX RATE11
                                     ;Power TX HT20/40 12/13
                BB POWERTX RATE12
02A3ECh 4
                                     ;Power TX HT40 8..11
02A3F0h 4
                 BB POWERTX MAX
                                     ;Power TX Flags
                 BB POWERTX SUB
                                     ;Power TX Sub for 2chain
02A3F4h 4
02A3F8h 4
                 BB TPC 1
                BB TPC 2
02A3FCh 4
02A400h 4
                 BB TPC 3
02A404h 4
                 BB TPC 4 B0
                BB TPC 5 B0
02A408h 4
                BB TPC 6 B0
02A40Ch 4
                BB TPC 7
02A410h 4
                BB TPC 8
02A414h 4
                BB_TPC 9
02A418h 4
                BB TPC 10
02A41Ch 4
                 BB TPC 11 B0
02A420h 4
02A424h 4
                 BB TPC 12
                 BB_TPC 13
02A428h 4
```

```
02A42Ch 4
                 BB TPC 14
02A430h 4
                BB TPC 15
02A434h 4
                BB TPC 16
02A438h 4
                BB TPC 17
02A43Ch 4
                BB TPC 18
02A440h 4
                BB TPC 19 B0
02A444h 4
                BB TPC 20
02A448h 4
                BB THERM ADC 1
                 BB THERM ADC 2
02A44Ch 4
02A450h 4
                 BB THERM ADC 3
                 BB THERM ADC 4
02A454h 4
                BB TX FORCED GAIN
02A458h 4
                 PAD 10
02A45Ch 1x36
                BB PDADC TAB B0[0..31]
02A480h 4x32
02A500h 4x32
                BB TX GAIN TAB (1..32)
02A580h 4
                BB RTT CTRL
02A584h 4
                BB RTT TABLE SW INTF B0
02A588h 4
                 BB RTT TABLE SW INTF 1 B0
                BB TX GAIN TAB 1 16 LSB EXT
02A58Ch 4
                BB TX GAIN TAB 17 32 LSB EXT
02A590h 4
                 \overline{PAD} \overline{1}
02A594h 1x108
                BB CALTX GAIN SET (0,2,4,6,..,28,30)
02A600h 4x16
                 PAD 12
02A640h 1x4
                BB TXIQCAL CONTROL 0
02A644h 4
02A648h 4
                 BB TXIQCAL CONTROL 1
                 BB TXIQCAL CONTROL 2
02A64Ch 4
                BB TXIO CORR COEFF 01 B0
02A650h 4
02A654h 4
                 BB TXIQ CORR COEFF 23 B0
                BB TXIQ CORR COEFF 45 B0
02A658h 4
02A65Ch 4
                BB TXIQ CORR COEFF 67 B0
                BB TXIQ CORR COEFF 89 B0
02A660h 4
                BB TXIQ CORR COEFF AB B0
02A664h 4
02A668h 4
                BB TXIQ CORR COEFF CD B0
02A66Ch 4
                 BB TXIQ CORR COEFF EF B0
                BB CAL RXBB GAIN TBL 0
02A670h 4
                 BB CAL RXBB GAIN TBL 4
02A674h 4
02A678h 4
                 BB CAL RXBB GAIN TBL 8
                BB CAL RXBB GAIN TBL 12
02A67Ch 4
                BB CAL RXBB GAIN TBL 16
02A680h 4
                BB CAL RXBB GAIN TBL 20
02A684h 4
                BB CAL RXBB GAIN TBL 24
02A688h 4
                BB TXIOCAL STATUS BO
02A68Ch 4
                BB PAPRD TRAINER CNTL1
02A690h 4
                BB PAPRD TRAINER_CNTL2
02A694h 4
02A698h 4
                BB PAPRD TRAINER CNTL3
```

```
02A69Ch 4
                  BB PAPRD TRAINER CNTL4
 02A6A0h 4
                  BB PAPRD TRAINER STAT1
 02A6A4h 4
                  BB PAPRD TRAINER STAT2
 02A6A8h 4
                  BB PAPRD TRAINER STAT3
                  PAD 13
 02A6ACh 1x276
                  BB WATCHDOG STATUS
 02A7C0h 4
 02A7C4h 4
                  BB WATCHDOG CTRL 1
 02A7C8h 4
                  BB WATCHDOG CTRL 2
                  BB BLUETOOTH CNTL
 02A7CCh 4
 02A7D0h 4
                  BB PHYONLY WARM RESET
                  BB PHYONLY CONTROL
 02A7D4h 4
 02A7D8h 1x4
                  PAD 14
                  BB ECO CTRL
 02A7DCh 4
                  PAD 15
 02A7E0h 1x16
 02A7F0h 4
                  BB TABLES INTF ADDR B0
 02A7F4h 4
                  BB TABLES INTF DATA BO
bb reg.h (6) - bb chn1 reg map (hw6.0)
  02A800h 1x48
                  PAD 0
                  BB EXT CHAN PWR THR 2 B1
 02A830h 4
 02A834h 1x116
                  PAD 1
                  BB SPUR REPORT_B1
 02A8A8h 4
 02A8ACh 1x20
                  PAD 2
                  BB IQ ADC MEAS 0 B1
 02A8C0h 4
 02A8C4h 4
                  BB IQ ADC MEAS 1 B1
 02A8C8h 4
                  BB IQ ADC MEAS 2 B1
 02A8CCh 4
                  BB IQ ADC MEAS 3 B1
 02A8D0h 4
                  BB TX PHASE RAMP B1
                  BB ADC GAIN DC CORR B1
 02A8D4h 4
                  PAD 3
 02A8D8h 1x4
 02A8DCh 4
                  BB RX IQ CORR B1
                  PAD 4
 02A8E0h 1x16
 02A8F0h 4
                  BB PAPRD CTRL0 B1
 02A8F4h 4
                  BB PAPRD CTRL1 B1
                  BB PA GAIN123 B1
 02A8F8h 4
 02A8FCh 4
                  BB PA GAIN45 B1
                  BB PAPRD PRE POST SCALE 0 B1
 02A900h 4
 02A904h 4
                  BB PAPRD PRE POST SCALE 1 B1
                  BB PAPRD PRE POST SCALE 2 B1
 02A908h 4
                  BB PAPRD PRE POST SCALE 3 B1
 02A90Ch 4
                  BB PAPRD PRE POST SCALE 4 B1
 02A910h 4
                  BB PAPRD PRE POST SCALE 5 B1
 02A914h 4
 02A918h 4
                  BB PAPRD PRE POST SCALE 6 B1
 02A91Ch 4
                  BB PAPRD PRE POST SCALE 7 B1
```

```
02A920h 4x120
                  BB PAPRD MEM TAB B1[0..119]
                  BB CHAN INFO CHAN TAB B1[0..59]
  02AB00h 4x60
  02ABF0h 4
                  BB CHN1 TABLES INTF ADDR
  02ABF4h 4
                  BB CHN1 TABLES INTF DATA
bb reg.h (7) - bb agc1 reg map (hw6.0)
  02AE00h 1x4
                  PAD 0
                  BB GAIN FORCE MAX GAINS B1
  02AE04h 4
  02AE08h 1x16
                  PAD 1
  02AE18h 4
                  BB EXT ATTEN SWITCH CTL B1
  02AE1Ch 4
                  BB CCA B1
  02AE20h 4
                  BB CCA CTRL 2 B1
  02AE24h 1x348
                  PAD 2
                  BB RSSI B1
  02AF80h 4
  02AF84h 4
                  BB SPUR EST CCK REPORT B1
                  BB AGC DIG DC STATUS I B1
  02AF88h 4
                  BB AGC DIG DC STATUS Q B1
  02AF8Ch 4
                  BB_DC_CAL_STATUS_B1
  02AF90h 4
  02AF94h 1x108
                  PAD 3
                  BB RX OCGAIN2[0..127]
  02B000h 4x128
bb reg.h (8) - bb sm1 reg map (hw6.0)
  02B200h 1x132
                  PAD 0
  02B284h 4
                  BB SWITCH TABLE CHN B1
  02B288h 1x72
                  PAD 1
  02B2D0h 4
                  BB FCAL 2 B1
                  BB DFT TONE CTRL B1
  02B2D4h 4
  02B2D8h 1x4
                  PAD 2
                  BB CL MAP 0 B1
  02B2DCh 4
  02B2E0h 4
                  BB CL MAP 1 B1
                  BB CL MAP 2 B1
  02B2E4h 4
  02B2E8h 4
                  BB CL MAP 3 B1
                  BB CL MAP PAL 0 B1
  02B2ECh 4
                  BB CL MAP PAL 1 B1
  02B2F0h 4
  02B2F4h 4
                  BB CL MAP PAL 2 B1
  02B2F8h 4
                  BB CL MAP PAL 3 B1
  02B2FCh 1x4
                  PAD 3
                  BB CL TAB B1[0..15]
  02B300h 4x16
  02B340h 1x64
                  PAD 4
  02B380h 4
                  BB CHAN_INFO_GAIN_B1
  02B384h 1x128
                  PAD 5
                  BB TPC 4 B1
  02B404h 4
                  BB TPC 5 B1
  02B408h 4
                  BB TPC 6 B1
  02B40Ch 4
```

```
02B410h 1x16
                  PAD 6
 02B420h 4
                  BB TPC 11 B1
 02B424h 1x28
                  PAD 7
 02B440h 4
                  BB TPC 19 B1
                  PAD 8
 02B444h 1x60
 02B480h 4x32
                  BB_PDADC_TAB_B1[0..31]
 02B500h 1x132
                  PAD 9
 02B584h 4
                  BB RTT TABLE SW INTF B1
 02B588h 4
                  BB RTT TABLE SW INTF 1 B1
 02B58Ch 1x196
                  PAD 10
 02B650h 4
                  BB TXIQ CORR COEFF 01 B1
                  BB TXIQ CORR COEFF 23 B1
 02B654h 4
                  BB TXIQ CORR COEFF 45 B1
 02B658h 4
 02B65Ch 4
                  BB TXIQ CORR COEFF 67 B1
                  BB TXIQ CORR COEFF 89 B1
 02B660h 4
                  BB TXIQ CORR COEFF AB B1
 02B664h 4
                  BB TXIQ CORR COEFF CD B1
 02B668h 4
                  BB TXIQ CORR COEFF EF B1
 02B66Ch 4
 02B670h 1x28
                  PAD 11
                  BB TXIQCAL STATUS B1
 02B68Ch 4
 02B690h 1x352
                  PAD 12
                  BB TABLES INTF ADDR B1
 02B7F0h 4
 02B7F4h 4
                  BB TABLES INTF DATA B1
bb reg.h (9) - bb chn3 reg map (hw6.0)
                 BB DUMMY1[0..255]
 02C800h 4x256
bb reg.h (10) - bb agc3 reg map (hw6.0)
 02CE00h 4
                  BB DUMMY
 02CE04h 1x380
                  PAD 0
                  BB RSSI B3
 02CF80h 4
bb reg.h (11) - bb sm3 reg map (hw6.0)
 02D200h 4x384 BB DUMMY2[0..383]
bb reg.h (12) - mit local reg map, aka bb mit reg map (hw6.0)
 02D800h 4
                  BB MIT RF CNTL
                  BB MIT CCA CNTL
 02D804h 4
                  BB MIT RSSI CNTL 1
 02D808h 4
 02D80Ch 4
                  BB MIT RSSI CNTL 2
 02D810h 4
                  BB MIT TX CNTL
                  BB MIT RX CNTL
 02D814h 4
```

```
02D818h 4
                  BB MIT OUT CNTL
  02D81Ch 4
                  BB MIT SPARE CNTL
wmac pcu reg.h (2) (hw6.0)
  02E000h 4x2048 MAC PCU_BUF[0..2047]
efuse wlan reg.h (hw6.0)
  030000h 4
                  EFUSE WR ENABLE REG
  030004h 4
                  EFUSE INT ENABLE REG
  030008h 4
                  EFUSE INT STATUS REG
                  BITMASK WR REG
  03000Ch 4
                  VDDQ SETTLE TIME REG
  030010h 4
  030014h 4
                  VDDQ HOLD TIME REG
                  RD STROBE PW REG
  030018h 4
                  PG STROBE PW REG
  03001Ch 4
                  PGENB SETUP HOLD TIME REG
  030020h 4
                  STROBE PULSE INTERVAL REG
  030024h 4
                  CSB ADDR LOAD SETUP HOLD REG
  030028h 4
                  PAD\overline{0}
  03002Ch 1x2004
  030800h 4x512
                  EFUSE INTF0[0..511]
                  EFUSE INTF1[0..511]
  031000h 4x512
stereo reg.h (hw6.0)
  034000h 4
                  STEREOO CONFIG
                                                ;\Stereo 0
                  STERE00 VOLUME
  034004h 4
  034008h 4
                  STEREO MASTER CLOCK
                                                ;-Stereo Master
                  STEREOO TX SAMPLE_CNT_LSB
  03400Ch 4
                                                ;\
  034010h 4
                  STEREOO TX SAMPLE CNT MSB
                                                ; Stereo 0
                  STEREOO RX SAMPLE CNT LSB
  034014h 4
                  STEREOO RX SAMPLE CNT MSB
  034018h 4
                                                ;/
chk sum seg acc reg.h (hw6.0)
  035000h 4
                  CHKSUM ACC DMATX CONTROLO
  035004h 4
                  CHKSUM ACC DMATX CONTROL1
  035008h 4
                  CHKSUM ACC DMATX CONTROL2
                  CHKSUM ACC DMATX CONTROL3
  03500Ch 4
                  CHKSUM ACC DMATX DESCO
  035010h 4
                  CHKSUM ACC DMATX DESC1
  035014h 4
  035018h 4
                  CHKSUM ACC DMATX DESC2
  03501Ch 4
                  CHKSUM ACC DMATX DESC3
                  CHKSUM ACC DMATX DESC STATUS
  035020h 4
                  CHKSUM ACC DMATX ARB CFG
  035024h 4
  035028h 4
                  CHKSUM ACC RR PKTCNT01
```

```
03502Ch 4
                  CHKSUM ACC RR PKTCNT23
 035030h 4
                  CHKSUM ACC TXST PKTCNT
 035034h 4
                  CHKSUM ACC DMARX CONTROL
                  CHKSUM ACC DMARX DESC
 035038h 4
 03503Ch 4
                  CHKSUM ACC DMARX DESC STATUS
 035040h 4
                  CHKSUM ACC INTR
                  CHKSUM ACC IMASK
 035044h 4
 035048h 4
                  CHKSUM ACC ARB BURST
 03504Ch 1x4
                  PAD 0
 035050h 4
                  CHKSUM ACC RESET DMA
 035054h 4
                  CHKSUM CONFIG
mmac reg.h (hw6.0)
 038000h 4
                  RX FRAME0
 038004h 4
                  RX FRAME 0
                  RX FRAME1
 038008h 4
 03800Ch 4
                  RX FRAME 1
                  MMAC INTERRUPT RAW
 038010h 4
                  MMAC INTERRUPT EN
 038014h 4
 038018h 4
                  RX PARAM1
 03801Ch 4
                  RX PARAMO
 038020h 4
                  TX COMMANDO
                  TX COMMAND
 038024h 4
 038028h 4
                  TX PARAM
                  BEACON PARAM
 03802Ch 4
 038030h 4
                  BEACON
 038034h 4
                  TSF L
                  TSF U
 038038h 4
fpga reg.h (hw6.0)
                  FPGA REG1
 039000h 4
 039004h 4
                  FPGA REG2
                  FPGA REG4
 039008h 4
bridge intr reg.h (hw6.0)
 040000h 4
                  INTERRUPT
 040004h 4
                  INTERRUPT MASK
mii reg.h (hw6.0)
 040100h 4
                  MIIO CNTL
 040104h 4
                  STAT_CNTL
mdio reg.h (hw6.0)
```

```
040200h 4x8
                  MDIO REG[0..7]
 040220h 4
                  MDIO ISR
 040224h 4
                  PHY ADDR
bridge chain gmac 0 rx reg.h (hw6.0)
 040800h 4
                  GMAC RX 0 DESC START_ADDRESS
                  GMAC RX 0 DMA START
 040804h 4
 040808h 4
                  GMAC RX 0 BURST SIZE
                  GMAC RX 0 PKT 0FFSET
 04080Ch 4
                  GMAC RX 0 CHECKSUM
 040810h 4
                  GMAC RX 0 DBG RX
 040814h 4
 040818h 4
                  GMAC RX 0 DBG RX CUR ADDR
                  GMAC RX 0 DATA SWAP
 04081Ch 4
bridge chain gmac 0 tx reg.h (hw6.0)
 040C00h 4
                  GMAC TX 0 DESC START_ADDRESS
                  GMAC TX 0 DMA START
 040C04h 4
                  GMAC TX 0 INTERRUPT LIMIT
 040C08h 4
                  GMAC TX 0 BURST SIZE
 040C0Ch 4
                  GMAC TX 0 DBG TX
 040C10h 4
                  GMAC TX 0 DBG TX CUR ADDR
 040C14h 4
                  GMAC TX 0 DATA SWAP
 040C18h 4
usb cast reg.h (hw6.0)
 054000h 4
                  ENDP0
 054004h 1x4
                  PAD0
 054008h 4
                  OUT1ENDP
 05400Ch 4
                  IN1ENDP
 054010h 4
                  OUT2ENDP
 054014h 4
                  IN2ENDP
 054018h 4
                  OUT3ENDP
 05401Ch 4
                  IN3ENDP
 054020h 4
                  OUT4ENDP
 054024h 4
                  IN4ENDP
 054028h 4
                  OUTSENDP
 05402Ch 4
                  INSENDP
 054030h 1x92
                  PAD1
 05408Ch 4
                  USBMODESTATUS
 054090h 1x248
                  PAD2
 054188h 4
                  EPIRQ
 05418Ch 4
                  USBIRQ
 054190h 1x4
                  PAD3
 054194h 4
                  EPIEN
 054198h 4
                  PIEN
```

```
05419Ch 1x8
                  PAD4
  0541A4h 4
                   FNCTRL
  0541A8h 1x20
                  PAD5
  0541BCh 4
                  OTGREG
  0541C0h 1x12
                  PAD6
  0541CCh 4
                  DMASTART
  0541D0h 4
                  DMASTOP
  0541D4h 1x556
                  PAD7
  054400h 4
                  EP0DMAADDR
  054404h 1x28
                  PAD8
  054420h 4
                  EP1DMAADDR
  054424h 1x8
                  PAD9
  05442Ch 4
                  OUT1DMACTRL
  054430h 1x16
                  PAD10
  054440h 4
                  EP2DMAADDR
  054444h 1x8
                  PAD11
  05444Ch 4
                  OUT2DMACTRL
  054450h 1x16
                  PAD12
  054460h 4
                  EP3DMAADDR
  054464h 1x8
                  PAD13
  05446Ch 4
                  OUT3DMACTRL
  054470h 1x16
                  PAD14
  054480h 4
                  EP4DMAADDR
  054484h 1x8
                  PAD15
  05448Ch 4
                  OUT4DMACTRL
  054490h 1x16
                  PAD16
  0544A0h 4
                  EP5DMAADDR
  0544A4h 1x8
                  PAD17
  0544ACh 4
                  OUT5DMACTRL
  0544B0h 1x539472 PAD18
                                     :pad to BASE + 84000h
  0D8000h 4
                  USB IP BASE
rdma reg.h (formerly at 00030100h in hw4.0) (hw6.0)
  054D00h 4
                  DMA CONFIG
  054D04h 4
                  DMA CONTROL
                  DMA SRC
  054D08h 4
  054D0Ch 4
                  DMA DEST
  054D10h 4
                  DMA LENGTH
                  VMC BASE
  054D14h 4
                  INDIRECT REG
  054D18h 4
                  INDIRECT RETURN
  054D1Ch 4
  054D20h 4x16
                  RDMA REGION (0..15)
                  DMA STATUS
  054DA0h 4
                  DMA INT EN
  054DA4h 4
```

```
athrI2cSlaveApbCsr.h (hw6.0)
  054E00h 4
                  I2CFIF0C0NTR0L
  054E04h 4
                  I2CFIFOREADPTR
  054E08h 4
                  I2CFIFOREADUPDATE
  054E0Ch 4
                  I2CFIFOREADBASEADDR
  054E10h 4
                  I2CFIFOWRITEPTR
  054E14h 4
                  I2CFIFOWRITEUPDATE
  054E18h 4
                  I2CFIFOWRITEBASEADDR
  054E1Ch 4
                  I2CMEMCONTROL
  054E20h 4
                  I2CMEMBASEADDR
  054E24h 4
                  I2CREGREADDATA
  054E28h 4
                  I2CREGWRITEDATA
  054E2Ch 4
                  I2CREGCONTROL
  054E30h 4
                  I2CCSRREADDATA
  054E34h 4
                  I2CCSRWRITEDATA
                  I2CCSRCONTROL
  054E38h 4
  054E3Ch 4
                  I2CFILTERSIZE
  054E40h 4
                  I2CADDR
  054E44h 4
                  I2CINT
  054E48h 4
                  I2CINTEN
  054E4Ch 4
                  I2CINTCSR
mbox i2s reg.h (hw6.0)
                                ;<-- defined as array of ONE word (?)
  055000h 4x1
                  MBOX FIFO
  055004h 4
                  MBOX FIFO STATUS
                  MBOX DMA POLICY
  055008h 4
                  MBOXO DMA RX DESCRIPTOR_BASE
  05500Ch 4
                  MBOXO DMA RX CONTROL
  055010h 4
                  MBOXO DMA TX DESCRIPTOR BASE
  055014h 4
                  MBOXO DMA TX CONTROL
  055018h 4
                  MBOX FRAME
  05501Ch 4
                  FIFO TIMEOUT
  055020h 4
                  MBOX INT STATUS
  055024h 4
                  MBOX INT ENABLE
  055028h 4
                  MBOX FIFO RESET
  05502Ch 4
                  MBOX DEBUG CHAINO
  055030h 4
                  MBOX DEBUG CHAIN1
  055034h 4
                  MBOX DEBUG CHAINO SIGNALS
  055038h 4
                  MBOX DEBUG CHAIN1 SIGNALS
  05503Ch 4
map rf reg.h (hw6.0)
  xxx000h 4x256
                  RAM1[0..255]
  xxx400h 4x12
                  INT PENDING[0..11]
```

```
xxx430h 4
                  BB WR MASK 0
  xxx434h 4
                  BB WR MASK 1
                                                ; BB Write Mask 0..3
  xxx438h 4
                  BB WR MASK 2
  xxx43Ch 4
                  BB WR MASK 3
                                                ;/
  xxx440h 4
                  RF WR MASK 0
                                                ;\RF Write Mask 0..1
                  RF_WR MASK 1
  xxx444h 4
                  BB RD MASK 0
  xxx448h 4
                                                ;\
  xxx44Ch 4
                  BB RD MASK 1
                                                ; BB Read Mask 0..3
  xxx450h 4
                  BB RD MASK 2
  xxx454h 4
                  BB RD MASK 3
  xxx458h 4
                  RF RD MASK 0
                                                ;\RF Read Mask 0..1
  xxx45Ch 4
                  RF RD MASK 1
  xxx460h 4
                  INT SRC
  xxx464h 1x924
                  PAD 0
  xxx800h 4x128
                  RAM_{2}[0..127]
odin reg.h (hw6.0)
  xxx000h 4
                  PHY CTRL0
  xxx004h 4
                  PHY CTRL1
  xxx008h 4
                  PHY CTRL2
  xxx00Ch 4
                  PHY CTRL3
  xxx010h 4
                  PHY CTRL4
  xxx014h 4
                  PHY CTRL5
  xxx018h 4
                  PHY CTRL6
                  PHY STATUS
  xxx01Ch 4
```

DSi Atheros Wifi - Internal I/O - Unknown and Unused Registers (hw2)

hw4.0 would have the following extra registers

some partial hw2.0 memory dump...

000000 Deadc0de

```
;"RTC"
004000 sth (01 00 00 00, 00 00 00 00)
005000 Deadc0de
008000 sth (00 00 00 00, 00 00 00 00)
                                                             ; "VMC?"
009000 Deadc0de
                 ;should contain UART etc. (maybe disabled?)
014000 sth (00 00 00 00, 00 00 00 00) (--crash-- at 0140cx) ;"GPIO?"
015000 Deadc0de
018000 sth (00 01 0E 00, 00 01 0E 00)
                                                             ;\MB0X
019000 sth (00 01 0E 00, 00 01 0E 00)
                                                             ;/
01A000 sth (00 01 0E 00, 00 01 0E 00)
                                                             ;\MBOX:HOST IF?
01B000 sth (--crash-- at 01B00x)
01C000 sth (00 00 14 00, D8 48 45 0E)
                                                             :-ANALOG?
01D000 Deadc0de
020000 sth (00's)
                                                             ;\DMA?
021000 sth (01 00 00 00, 02 00 00 00)
022000 sth (00's)
                                                                  ;\same as
                                                                  ;/DMA?
023000 sth (01 00 00 00, 02 00 00 00)
024000 sth (00's)
025000 sth (00's)
026000 sth (00's)
027000 sth (00's)
                                                 ;\MAC PCU?
028000 sth (<--- mac addr ---> 86 38)
                                                                mac pcu.h ?
029000 sth (14 E1 38 8A, 80 73 00 00)
                                                             ; BB at 29800h?
02A000 sth (00's)
02B000 sth (00's)
02C000 sth (00's)
02D000 sth (00's)
02E000 sth (00's)
02F000 sth (00's)
030000 Deadc0de
                             ;RDMA?? and (not?) EFUSE??
040000 Deadbeef
050000 Deadbeef
060000 Deadbeef
070000 Deadbeef
080000 004F1B74
090000 004F1B74
                       ; mirror of ROM word at [0F3FF8] (second-last-word)
0A0000 004F1B74
0B0000 004F1B74
0C0000 004F1B74
0D0000 004F1B74
                       ;/
0E0000 sth (06 10 00 00, 21 22 22 22)
                                      ;\80K ROM (14000h bytes)
0F0000 sth (00 00 05 60, FF DF FF FF)
                                      ;/
                ;-mirror of ROM word at [0F3FF8] (second-last-word)
0F4000 004F1B74
100000 sth (48 0F 8E 00, 70 14 50 00)
                                        ; 184K RAM (2E000h bytes)
110000 sth
120000 sth
```

```
12E000 98A8A2AA
                         ;\
 1FF000 98A8A2AA
 200000 Deadbeef
                         ;\
 300000 Deadbeef
                         ;/
 00400000 looks like mirror of 000000
 0041B000 looks like mirror of 01B000 --crash--
           probably more mirrors...
 FFC00000 looks like mirror of 000000
 FFC1B000 looks like mirror of 01B000 --crash--
           probably more mirrors till FFFFFFF
some partial hw4.0 memory dump...
  000000 zerofilled
 004000 sth (01 00 00 00, 00 00 00 00)
                                                                 : "RTC"
 005000 zerofilled
 040000 Deadbeef
 080000 zerofilled
 0E0000 06 10 00 00 21 22 22 22 00 00 00 E0 83 00 8E 00 ...
                                                                 ; ROM?
 109DC0 zerofilled
                                                                 ;ROM?
 10C000 14 19 52 00 ...
                                                                 ; ROM?
 114000 zerofilled
                                                                 ; ROM?
                         ;=52B2A0h (app defined area)
 120000 A0 B2 52 00
                                                         :RAM
 140000 zerofilled
 200000 Deadbeef
 400000..FFFFFFF not checked (probably mirrors of above?)
```

DSi Atheros Wifi - Internal I/O - 004000h - RTC/Clock SOC (hw2/hw4/hw6)

ATH:004000h - WLAN/SOC RESET CONTROL; hw2/hw4/hw6

```
0
       SIO RST
1
      UART RST
2
      MBOX RST
3
       hw2/hw4: MAC WARM RST ;-moved to 005000h.bit0 in hw6 ;\hw2/hw4 only
       hw2/hw4: MAC COLD RST ;-moved to 005000h.bit1 in hw6 ;/
       CPU WARM RST
7
       hw2/hw4: WARM RST
                             ;-moved to 005000h.bit2 in hw6 ;-hw2/hw4 only
      COLD RST (0=no change, 1=reset) ;-also in 005000h.bit3 in hw6
       RST OUT
       hw2/hw4: VMC REMAP RESET ; removed in hw6
                                                     ;-hw2/hw4 only
10
11
      CPU INIT RESET
```

```
12
         hw4: BB WARM RST
                               ;-moved to 005000h.bit4 in hw6 ;\hw4 only
        hw4: BB_COLD_RST
  13
                               ;-moved to 005000h.bit5 in hw6 ; (not hw2, and
  14
         hw4: DEBUG UART RST
                               ;-moved to bit16 in hw6
                                                               ;/moved in hw6)
         hw6: MIT ADAPTOR RST
  12
  13
         hw6: MIT REG MAPPING RST
  14-15
         hw6: -
  16
         hw6: DEBUG UART RST ;<-- moved from old bit14
  17
         hw6: UART2 RST
         hw6: CHECKSUM ACC RST
  18
  19
         hw6: I2S MB0X RST
  20
         hw6: I2S RST
  21
         hw6: GE0 RST
  22
         hw6: MDIO RST
                                                         hw6
  23
        hw6: MMAC_RST
  24
         hw6: USB RST
  25
        hw6: USB PHY RST
  26
        hw6: USB PHY ARST
  27
        hw6: I2C SLAVE RST
        hw6: I2S 1 MB0X RST
  28
         hw6: I2S 1 RST
  29
        hw6: SPI2 RST
  30
         hw6: SDIOZ RST
  31
ATH:004008h - WLAN TCXO DETECT; hw2/hw4 at this address
ATH:004004h - SOC TCXO DETECT; hw6 at this address (unlike hw2/hw4)
  0
         PRESENT
ATH:00400Ch - WLAN XTAL TEST; hw2/hw4 at this address
ATH:004008h - SOC XTAL TEST; hw6 at this address (unlike hw2/hw4)
        NOTCXODET
ATH:004020h - WLAN/SOC CPU CLOCK; hw2/hw4/hw6
  0-1
         STANDARD
ATH:004028h - WLAN/SOC CLOCK CONTROL; hw2/hw4/hw6
         SIO CLK
  0
        hw2: UART CLK
                           ;0=enable? ;<-- hw2 only (removed in hw4/hw6)
  1
        LF CLK32
                               Watchdog Timer
```

ATH:004030h - WLAN/SOC WDT CONTROL - Watchdog Timer Control ;hw2/hw4/hw6

23

24

ATH:004034h - WLAN/SOC WDT STATUS - Watchdog Interrupt Status ;hw2/hw4/hw6 0 **INTERRUPT** ATH:004038h - WLAN/SOC WDT - Watchdog Timer Target ;hw2/hw4/hw6 0-21 TARGET ATH:00403Ch - WLAN/SOC WDT COUNT - Watchdog Timer Count ;hw2/hw4/hw6 0-21 VALUE ATH:004040h - WLAN/SOC WDT RESET - Watchdog Timer Reset ;hw2/hw4/hw6 VALUE Interrupt Status ATH:004044h - WLAN/SOC INT STATUS; hw2/hw4/hw6 ;-Watchdog Timer WDT INT ERROR 1 2 UART ;-Serial UART 3 GPI0 ;-GPI0 SI ;-Serial I2C/SPI **KEYPAD** 6 LF TIMER0 ; Low-Freq Timer 0..3 LF TIMER1 8 LF TIMER2 ; and LF TIMER3 ; High-Freq Timer 9 HF TIMER 10 RTC ALARM 11 ;-Real-Time Clock Alarm MAILBOX 12 ;-maybe this is "MAC's INTA#" (see WMAC IRQ) ? 13 MAC RTC POWER 14 hw4/hw6: BTC0EX ;Bluetooth Coex 15 16 hw4/hw6: RDMA hw4/hw6: GENERIC MBOX (aka GMBOX) 17 : hw4/hw6 18 hw4/hw6: UART MB0X 19 hw4/hw6: EFUSE OVERWRITE 20 hw4/hw6: THERM 21 hw4/hw6: HCI UART 22 hw6: MODE SWITCH

hw6: RF_SLEEP_RISING hw6: BBP SLEEP RISING

hw6: FLIGHT MODE

```
26
        hw6: MIT REG ACCESS
                                             ; hw6 only
 27
        hw6: MMAC
 28
        hw6: USBIP
 29
        hw6: USBDMA
 30
        hw6: SDI02 MB0X
 31
        hw6: STE_MBOX
ATH:0040CCh - WLAN/SOC INT STATUS1; hw6
        MAC 1
                                            ;\
        MAC 2
 1
        MAC^{-}3
 2
        MAC 4
                                              hw6 onlv
        CKSUM
                                             ; (additional bits, extending
 5
                                              the bits in port 004044h)
        I2C S
        GMAC
 7
        MDIO
        I2S
        I2S_1
                  Low-Freg Timer 0-3 and High-Freg Timer
ATH:004048h - WLAN/SOC LF TIMER0; hw2/hw4/hw6
ATH:004058h - WLAN/SOC LF TIMER1; hw2/hw4/hw6
ATH:004068h - WLAN/SOC LF TIMER2; hw2/hw4/hw6
ATH:004078h - WLAN/SOC LF TIMER3; hw2/hw4/hw6
ATH:004088h - WLAN/SOC HF TIMER; hw2/hw4/hw6
For LF Timer 0-3:
 0-31 TARGET
For HF Timer:
 12-31 TARGET
                   ;<-- not bit0-31 for HF timer
ATH:00404Ch - WLAN/SOC LF TIMER COUNTO; hw2/hw4/hw6
ATH:00405Ch - WLAN/SOC LF TIMER COUNT1; hw2/hw4/hw6
ATH:00406Ch - WLAN/SOC LF TIMER COUNT2; hw2/hw4/hw6
ATH:00407Ch - WLAN/SOC LF TIMER COUNT3; hw2/hw4/hw6
ATH:00408Ch - WLAN/SOC HF TIMER COUNT; hw2/hw4/hw6
For LF Timer 0-3:
 0-31 VALUE
For HF Timer:
 12-31 VALUE
               ;<-- not bit0-31 for HF timer
```

```
ATH:004090h - WLAN/SOC HF LF COUNT; hw2/hw4/hw6
                  ;<-- extra for HF timer
 0-31 VALUE
ATH:004050h - WLAN/SOC LF TIMER CONTROL0;hw2/hw4/hw6
ATH:004060h - WLAN/SOC LF TIMER CONTROL1;hw2/hw4/hw6
ATH:004070h - WLAN/SOC LF TIMER CONTROL2; hw2/hw4/hw6
ATH:004080h - WLAN/SOC LF TIMER CONTROL3;hw2/hw4/hw6
ATH:004094h - WLAN/SOC HF TIMER CONTROL; hw2/hw4/hw6
For both LF and HF:
 0
       RESET
       AUTO RESTART
 1
For LF Timer 0-3:
        FNABI F
For HF Timer:
 2
                  ;<-- extra bit for HF timer
 3
        ENABLE
               ;<-- moved to bit3
ATH:004054h - WLAN/SOC LF TIMER STATUS0; hw2/hw4/hw6
ATH:004064h - WLAN/SOC LF TIMER STATUS1;hw2/hw4/hw6
ATH:004074h - WLAN/SOC LF TIMER STATUS2; hw2/hw4/hw6
ATH:004084h - WLAN/SOC LF TIMER STATUS3;hw2/hw4/hw6
ATH:004098h - WLAN/SOC HF TIMER STATUS; hw2/hw4/hw6
 0
        INTERRUPT
                           Real-Time Clock
```

The DSi does have a battery-backed RTC accessed via Port 4000138h on ARM7 side. Below SOC_RTC would offer a second RTC, but it isn't actually used in DSi (the SOC_RTC registers aren't battery-backed, and the DSi firmware isn't initializing them from the ARM7 time either).

ATH:00409Ch - WLAN/SOC RTC CONTROL; hw2/hw4/hw6

- 0 LOAD_ALARM
- 1 LOAD_RTC
- 2 ENABLE

 $ATH:0040A0h-WLAN/SOC_RTC_TIME~;hw2/hw4/hw6\\ATH:0040A8h-WLAN/SOC_RTC_SET_TIME~;hw2/hw4/hw6$

0-6 SECOND 8-14 MINUTE

```
24-26 WEEK DAY
ATH:0040A4h - WLAN/SOC RTC DATE ;hw2/hw4/hw6
ATH:0040ACh - WLAN/SOC RTC SET DATE; hw2/hw4/hw6
        MONTH DAY
 0-5
 8-12 MONTH
 16-23 YEAR
ATH:0040B0h - WLAN/SOC RTC SET ALARM; hw2/hw4/hw6
 0-6
        SECOND
 8-14
       MINUTE
 16-21 HOUR
ATH:0040B4h - WLAN/SOC RTC CONFIG ;hw2/hw4/hw6
        DSE
 1
        TWELVE_HOUR
 2
        BCD
ATH:0040B8h - WLAN/SOC RTC ALARM STATUS; hw2/hw4/hw6
        INTERRUPT
 1
        ENABLE
          _____ Chip ID
ATH:0040ECh - WLAN CHIP ID; hw2/hw4 - single ID in hw2/hw4
ATH:0040ECh - LEGACY SOC CHIP ID ;hw6 - first/legacy/old ID in hw6
ATH:0040F0h - SOC CHIP ID; hw6 - second/actual/new ID in hw6
       VERSION ID (4bit, usually 0 or 1)
 0-3
 4-15 CONFIG ID (12bit, usually 0)
 16-31 DEVICE_ID (16bit, usually xx00h or xx01h for AR60xx, eq. 0D00h=AR6013)
The DSi Wifi Firmware file contains a list of supported ID(s) for each chip:
 AR6002: 02010001h or 02000001h (the latter one being actually used in DSi)
 AR6013: 0D000000h or 0D000001h (unknown which one is actually used in DSi)
Whereas, the DSi is using that value only for verification, not for actually detecting the installed chip type (that is done by a byte in SPI FLASH).
Note: There's also a "BB D2 CHIP ID" register in the Baseband section.
                        Misc
ATH:0040BCh - WLAN/SOC UART WAKEUP; hw2/hw4/hw6
```

ENABLE

16-21 HOUR

```
ATH:0040C0h - WLAN/SOC RESET CAUSE ;hw2/hw4/hw6
         Cause of most recent Reset event (LAST)
Possible values are (according to AR6001 datasheet - might be different in hw2/hw4/hw6):
 00h = SYS RST L pin was asserted
 01h = Host wrote to the SDIO reset register
 02h = Software wrote RTC CONTROL COLD RST register (aka COLD RST bit?)
 03h = Software wrote RTC CONTROL WARM RST register (aka WARM RST bit?)
 04h = Software wrote RTC CONTROL CPU RST register (aka CPU WARM RST bit?)
 05h = Watchdog Timer has expired
 06h..07h = Reserved
ATH:0040C4h - WLAN/SOC SYSTEM_SLEEP; hw2/hw4/hw6
 0
         DISABLE
 1
        LIGHT
 2
        MAC IF
 3
        MB0X
         HOST IF
 5
         hw6: MCI
                                                ;-hw6 only
ATH:0040C8h - WLAN/SOC SDIO WRAPPER; hw2/hw4/hw6
 0
        ON
 1
         SOC ON
 2
         WAKEUP
 3
         SLEEP
ATH:004110h - WLAN/SOC POWER REG - located here in hw2
ATH:00410Ch - WLAN/SOC POWER REG - located here in hw4/hw6
 0
         POWER EN
 1
         WLAN PWD EN
        hw2: WLAN SCALE EN
         hw4: WLAN ISO EN
                                        ; hw2/hw4 (renamed from hw2:SCALE
 3
         hw2: SOC SCALE EN
                                        ; to hw4:ISO, and removed in hw6)
         hw4: SOC ISO EN
         RADIO PWD EN
 5
         hw2/hw4: WLAN ISO CNTL
                                        ;\hw2/hw4 (removed? in hw6)
         hw2/hw4: WLAN ISO DIS
         CPU INT ENABLE
 8-11
         hw2/hw4: VLVL
                                        ;-hw2/hw4 (removed? in hw6)
         hw4/hw6: WLAN MAC PWD EN
 12
                                        ;\
         hw4/hw6: WLAN BB PWD EN
 13
                                        ; hw4/hw6
 14
         hw4/hw6: DEBUG EN
 15
         hw4: SLEEP MAKE N BREAK EN
                                        ;\hw4+hw6, but changed/renamed?
```

```
15
        hw6: DEEP SLEEP EN
        hw6: DISCON MODE EN
 16
                                     ;\hw6
 17
        hw6: SWREG VS EN
ATH:004114h - WLAN/SOC_CORE CLK CTRL - located here in hw2
ATH:004110h - WLAN/SOC CORE CLK CTRL - located here in hw4/hw6
 0-2
        DIV
ATH:0041C0h - WLAN/SOC GPIO WAKEUP CONTROL - located here in hw2
ATH:004114h - WLAN/SOC GPIO WAKEUP CONTROL - located here in hw4/hw6
 0
        ENABLE
ATH:004214h - SLEEP RETENTION; hw4/hw6
 0
        FNABLE
 1
        MODE
 2-9
        TIME
                                  LP0
ATH:0040D4h - WLAN/SOC LPO CAL TIME; hw2/hw4/hw6
       LENGTH
 0-13
ATH:0040D8h - WLAN/SOC LPO INIT DIVIDEND INT; hw2/hw4/hw6
 0-23
       VALUE
ATH:0040DCh - WLAN/SOC LPO INIT DIVIDEND FRACTION; hw2/hw4/hw6
 0-10
       VALUE
ATH:0040E0h - WLAN/SOC LPO CAL;hw2/hw4/hw6
 0-19
        COUNT
 20
        ENABLE
ATH:0040E4h - WLAN/SOC LPO CAL TEST CONTROL; hw2/hw4/hw6
        hw2/hw4: RTC CYCLES (5bit)
                                     ;\sqrt{hw2/hw4} (5bit)
 0 - 4
        hw2/hw4: ENABLE
                RTC CYCLES (16bit)
                                     ;\hw6 (expanded to 16bit)
 0-15
        hw6:
                ENABLE
                                     :/(and moved enable flag)
 16
        hw6:
ATH:0040E8h - WLAN/SOC LPO CAL TEST STATUS; hw2/hw4/hw6
 0-15
        COUNT
        READY
 16
```

below in hw4/hw6 only				
ATH:00 0	4284h - LP_PERF_COUNTER ;h EN	w4/hw6		
ATH:00	4288h - LP_PERF_LIGHT_SLEF 428Ch - LP_PERF_DEEP_SLEE 4290h - LP_PERF_ON - hw4 only CNT	P;hw4/hw6		
		MISC		
ATH:00 0-1	42A8h - CHIP_MODE ;hw4/hw6 BIT			
ATH:00 0-7 31	42ACh - CLK_REQ_FALL_EDG DELAY EN	E ;hw4/hw6		
		OTP		
	42B0h - OTP ;hw4/hw6			
0 1	VDD12_EN LD025_EN			
	42B4h - OTP_STATUS; hw4/hw6 VDD12_EN_READY LD025_EN_READY			
		PMU		
	42B8h - PMU ;hw4/hw6 REG_WAKEUP_TIME_SEL			

Maybe this arrary entries are equivalent/similar to the PMU_CONFIG and PMU_PAREG registers in hw6? The hw4 source code is claiming the array entries to be 16bit wide each, which doesn't match up with the two 5bit/3bit registers on hw6 though.

ATH:0042BCh - PMU CONFIG; hw6 0-4 VALUE Maybe equivalent/similar to one of the PMU_CONFIG[0..1] entries in hw4? ATH:0042C0h - PMU PAREG; hw6 0-2 LVL CTR Maybe equivalent/similar to one of the PMU CONFIG[0..1] entries in hw4? ATH:0042C8h - PMU BYPASS; hw4 at this address ATH:0042C4h - PMU BYPASS; hw6 at this address (unlike hw4) hw4/hw6: PAREG ;-hw4/hw6;\ ;-removed in hw6 ;\hw4 1 hw4: DREG ; hw4/hw6 only ;-moved to bit1 in hw6 ;/ ; (not hw2) hw4: SWREG hw6: SWREG ;-formerly in bit2 ;-hw6 1 THERM CTRL ATH:0042DCh - THERM CTRL1; hw4/hw6 0 INT STATUS INT EN 1 MEASURE 3-4 TYPE 5-11 WIDTH 12-15 WIDTH ARBITOR 16 **BYPASS** ATH:0042E0h - THERM CTRL2; hw4/hw6 0-7 LOW 8-15 HIGH 16-23 SAMPLE 24 ADC ON ADC OFF 25 ATH:0042E4h - THERM CTRL3;hw4/hw6 ADC_OFFSET 0-7 8-16 ADC GAIN

_____ below in hw6 only ____

ATH:0042E8h - LISTEN MODE1; hw6 0 **ENABLE** 1 CLOCK GATE TIMER OVERFLOW WAKE 3-18 TIMER_THRESH_WAKE 19 TIMER CLEAR ATH:0042ECh - LISTEN MODE2; hw6 TIMER TRIGGER WAKE ATH:0042F0h - AUDIO PLL CONFIG; hw6 **REFDIV** 0-3 **BYPASS** 4 **PLLPWD POSTPLLDIV** 7-9 12-14 EXT DIV 31 **UPDATING** ATH:0042F4h - AUDIO_PLL_MODULATION; hw6 0 START 1-6 TGT DIV INT 11-28 TGT DIV FRAC ATH:0042F8h - AUDIO PLL MOD STEP; hw6 0-3 UPDATE CNT 4-13 INT 14-31 FRAC ATH:0042FCh - CURRENT_AUDIO_PLL_MODULATION; hw6 INT 1-6 10-27 FRAC ATH:004300h - ETH PLL CONFIG; hw6 **REFDIV** 0-4 5 **BYPASS** 6 **PLLPWD** 7-9 OUTDIV 12-17 INT 18-27 FRAC **RANGE** 28

```
29 GE0
30 GE0_MASTER
```

ATH:004304h - CPU PLL CONFIG; hw6

0-4 REFDIV 6 PLLPWD 7-9 OUTDIV 12-17 INT 20-25 FRAC

RANGE

ATH:004308h - BB PLL CONFIG; hw6

0-17 FRAC

28

ATH:00430Ch - ETH XMII; hw6

0-7 PHASEO COUNT 8-15 PHASE1 COUNT 16-23 OFFSET COUNT OFFSET PHASE 24 25 GIGE TX DELAY 26-27 RX DELAY 28-29 GIGE QUAD 30 TX_INVERT 31

ATH:004310h - USB PHY CONFIG; hw6

0 HOSTMODE
1 PLL_PWD
2 TESTMODE
3 REFDIV
4-7 REFCLK SEL

ATH:004314h - MITSUMI_INT_CONTROL_REG; Mitsumi Interrupt Enable; hw6 ATH:004318h - MITSUMI_INT_STATUS_REG; Mitsumi Interrupt Status; hw6

0 MODE_SWITCH 1 RF_SLEEP 2 BBP_SLEEP 3 FLIGHT MODE

Maybe this is related to the Nintendo DSi's backwards compatibilty mode (in which, the Atheros chip is simulating a Mitsumi BB/RF chip for use with older NDS games)?

ATH:00431Ch - CURRENT WORKING MODE; hw6

```
0
        VALUE
 1
        NOT FIRST MIT MODE
        MIT REG WR TRIGGER_EN
        MIT FORCE ACTIVE ON
 5
ATH:004320h - RTC SLEEP COUNT; hw6
        THRESHOLD
 0-5
ATH:004324h - MIT2_VAP; hw6
        MODE
ATH:004328h - SECOND HOST INFT; hw6
 0
        SDIO MODE
ATH:00432Ch - SDIO HOST; hw6
        RESET
ATH:004330h - ENTERPRISE CONFIG; hw6
        LOCATION DISABLE
 0
 1
        LOOPBACK DISABLE
        MIN PKT SIZE DISABLE
        TXBF DISABLE
        CH 10MHZ DISABLE
        CH 5MHZ DISABLE
        CHAIN1 DISABLE
        DUAL BAND DISABLE
        GREEN TX DISABLE
        LDPC DISABLE
 10
        STBC DISABLE
        SWCOM IDLE MODE
 11
        TPC LOWER PERFORMANCE
 12
ATH:004334h - RTC DEBUG BUS; hw6
 0
        SEL
ATH:004338h - RTC EXT CLK BUF; hw6
```

0

ΕN

DSi Atheros Wifi - Internal I/O - 00x000h - RTC/Clock WLAN (hw2/hw4/hw6)

```
ATH:004004h/004004h/005004h - WLAN XTAL CONTROL; hw2/hw4/hw6
 0
        TCX0
ATH:004010h/004010h/005010h - WLAN QUADRATURE ;hw2/hw4/hw6
                              ;\expanded DAC from 2bit (hw2/hw4) to 3bit (hw6)
 0-1
        hw2/hw4: DAC (2bit)
                              ; (and removed SEL bit in hw6)
 0-2
        hw6:
                 DAC (3bit)
 2
        hw2/hw4: SEL
                 ADC (2bit)
                              ;\expanded ADC from 2bit (hw2) to 4bit (hw4)
 4-5
        hw2:
 4-7
        hw4/hw6: ADC (4bit)
ATH:004014h/004014h/005014h - WLAN PLL CONTROL;hw2/hw4/hw6
 0-9
        DIV
 12-15 hw2/hw4: REFDIV (4bit)
 10-13
        hw6:
                 REFDIV (4bit, now here)
 14-15
                 CLK SEL ;<-- maybe replaces removed "SEL" in WLAN QUADRATURE?
        hw6:
 16
        BYPASS
 17
        UPDATING
                                       (R)
        NOPWD
 18
 19
        MAC OVERRIDE
        DIG TEST_CLK
 20
ATH:004018h/004018h/005018h - WLAN PLL SETTLE ;hw2/hw4/hw6
                                       ;\decreased from 12bit to 11bit in hw6
 0-11
        hw2/hw4: TIME (12bit)
 0-10
        hw6:
                 TIME (11bit)
ATH:00401Ch/00401Ch/00501Ch - WLAN XTAL SETTLE ;hw2/hw4/hw6
 0-7
        hw2/hw4: TIME (8bit)
                                       ;\decreased from 8bit to 7bit in hw6
 0-6
        hw6:
                 TIME (7bit)
ATH:004020h/004020h/005020h - WLAN CLOCK OUT; hw2/hw4/hw6
                                       :\raised from 4bit to 5bit in hw6,
 0 - 3
        hw2/hw4: SELECT (4bit)
                                       ; and added new DELAY field in hw6
 0-4
        hw6:
                 SELECT (5bit)
 5-7
                 DELAY (3bit, new)
        hw6:
                                       ;/
ATH:00402Ch/00402Ch/005024h - WLAN BIAS OVERRIDE; hw2/hw4/hw6
 0
        ON
ATH:0040CCh/0040CCh/005030h - WLAN MAC SLEEP CONTROL;hw2/hw4/hw6
 0-1
        hw2/hw4: ENABLE
                                       ;\
 0
        hw6:
                 ENABLE
                                       ; reduced from 2bit to 1bit in hw6
```

```
1
        hw6:
                 RESERVED
 2
        hw6:
                HSEL WMAC ENABLE
                                      ;-new in hw6
ATH:0040D0h/0040D0h/005034h - WLAN KEEP AWAKE ;hw2/hw4/hw6
 0-7
        COUNT
ATH:0040F0h/0040F0h/005038h - WLAN DERIVED RTC CLK; hw2/hw4/hw6
 1-15
        PERIOD 
                                      ;-hw2/hw4 only (removed in hw6)
 16-17
        hw2/hw4: FORCE
        EXTERNAL DETECT
                                  (R)
 18
        EXTERNAL DETECT EN
 20
                     SLP or SLOP or SLEEP or so
ATH:0040F4h/0040F4h/00503Ch - MAC PCU SLP32 MODE; hw2/hw4/hw6
ATH:028244h (mirror of 0040F4h) - MAC PCU REG SLP32 MODE (ini:10F424h) ;hw2
        HALF CLK LATENCY
 0-19
 20
        ENABLE
                ;<-- see hw2 note
                                      ;-hw2/hw4/hw6 (on hw2 in mirror only)
        hw2:
                 TSF WRITE PENDING
                                      ;\changed/renamed in hw2/hw4
 21
        hw4/hw6: TSF WRITE STATUS (R);/
 21
 22
        hw4/hw6: DISABLE 32KHZ
        hw4/hw6: FORCE BTAS BLOCK ON ; hw4/hw6 only (unspecified in hw2)
 23
        hw4/hw6: TSF2 WRITE STATUS (R) ;/
In hw2, this register appears to be mirrored to 0040F4h (without ENABLE flag in bit20) and 028244h (bit ENABLED flag in bit20).
ATH:0040F8h/0040F8h/005040h - MAC PCU SLP32 WAKE ;hw2/hw4/hw6
ATH:028248h (mirror of 0040F8h) - MAC PCU REG SLP32 WAKE (ini:07EFh) ;hw2
 0-15 XTL TIME
ATH:0040FCh/0040FCh/005044h - MAC PCU SLP32 INC; hw2/hw4/hw6
ATH:02824Ch (mirror of 0040FCh) - MAC PCU REG SLP32 TSF INC (ini:1E848h) ;hw2
       TSF INC
 0-19
ATH:004100h/004100h/005048h - MAC PCU SLP MIB1;hw2/hw4/hw6
ATH:028250h (mirror of 004100h) - MAC PCU REG SLPMIB1; hw2
       SLEEP CNT
 0-31
ATH:004104h/004104h/00504Ch - MAC PCU SLP MIB2 ;hw2/hw4/hw6
ATH:028254h (mirror of 004104h) - MAC PCU REG SLPMIB2; hw2
 0-31 CYCLE CNT
```

```
ATH:004108h/004108h/005050h - MAC PCU SLP MIB3;hw2/hw4/hw6
ATH:028258h (mirror of 004108h) - MAC PCU REG SLPMIB3; hw2
        CLR CNT
 1
        PENDING
                                  (R)
In hw2, this register appears to be mirrored to 004108h (with bit1 called "PENDING") and 028258h (with bit1 called "PEND" for whatever reason).
ATH:0280D4h/004204h/0050C0h - MAC PCU SLP1 ;hw2/hw4/hw6
        hw2: outcommented: NEXT DTIM) (hw2: ini:2AAAAh) ;\outcommented
        hw2: outcommented: ENH SLEEP ENABLE) (hw2: ini:1) ;/
 20
        hw2/hw6: CAB_TIMEOUT_EXT
                                          (hw2: ini:0) ;-hw2/hw6
 0-4
        hw4: CAB TIMEOUT
 0-15
                                                        : - hw4
 19
        ASSUME DTIM
                                           (hw2: ini:0) ;-hw2/hw4/hw6
        hw6: BUG_59985 FIX ENABLE
 20
                                                        : - hw6
 21-31 hw2/hw6: CAB TIMEOUT
                                           (hw2: ini:5) ;-hw2/hw6
ATH:0280D8h/004208h/0050C4h - MAC PCU SLP2 ;hw2/hw4/hw6
        hw2: outcommented: NEXT TIM (hw2: ini:55555h); -outcommented
 0-18
 0-15
        hw4: BEACON TIMEOUT
                                                    ; - hw4
        hw2/hw6: BEACON TIMEOUT EXT (hw2: ini:0)
 0 - 4
                                                    ;\hw2/hw6
 21-31 hw2/hw6: BEACON TIMEOUT (hw2: ini:2)
ATH:0280DCh - (outcommented) ;aka MAC PCU REG SLP3 ;hw2 (but outcommented)
        hw2: outcommented: TIM PERIOD (hw2: ini:2)
                                                     :\outcommented
 16-31 hw2: outcommented: DTIM PERIOD (hw2: ini:3)
ATH:028260h/0050C8h - MAC PCU SLP3;hw2/hw6
        hw2/hw6: CAB AWAKE DUR (hw2: ini:0005h);\hw2/hw6
 0 - 15
        hw2/hw6: CAB_AWAKE_ENABLE
 16
                                     (hw2: ini:0) ;/
ATH:0050CCh - MAC PCU SLP4;hw6
        hw6: BEACON2 TIMEOUT
 0 - 15
 16-30 hw6: CAB2 TIMEOUT
        hw6: ASSUME DTIM2
                              Generic Timers
ATH:028200h..02821Ch - MAC PCU REG GNRCTMR N[0..7]; hw2
ATH:028220h..02823Ch - MAC PCU REG GNRCTMR P[0..7]; hw2
ATH:004140h..417Ch/005064h..50A0h - MAC PCU GENERIC TIMERS[0..15]; hw4/hw6
```

ATH:0041C0h..41FCh/0050DCh..5118h - MAC PCU GENERIC TIMER\$2[0..15];hw4/hw6

```
hw2, for "GNRCTMR N" entries: GNRCTMR N (32bit)
 0-31
 0-27
        hw2, for "GNRCTMR P" entries: GNRCTMR P (only 28bit here)
        hw4/hw6: DATA (32\overline{bit})
 0-31
Unknown how that stuff is related...
 - hw2 has "8xTMR N" plus "8xTMR P"
 - hw4/6 has "16xTIMER" plus "16xTIMER2"
maybe TIMER and TIMER2 are equivalent to TMR N and TMR P, or maybe TIMER is meant to contain "eight N+P pairs" (and TIMER2 another eight pairs),
or maybe the "N" and "P" stuff was completely dropped in hw4/hw6. The ENABLE bits are also weird:
  - hw2 has 1x8 ENABLE bits (for 8+8 timer entries)
 - hw4 has 2x16 ENABLE bits (for 16+16 timer entries)
 - hw6 has 2x8 ENABLE bits (for 16+16 timer entries, too)
Note that hw2 has the generic timers in the WMAC PCU area at 028xxxh.
ATH:028240h/004180h/0050BCh - MAC PCU GENERIC TIMERS MODE; hw2/hw4/hw6
                           (16bit)
                                              :\hw4 (the other bits are
 0-15
        hw4: ENABLE
                                              ;/moved to "MODE3" in hw4)
 16-31 hw4: -
        hw6: ENABLE (8bit)
 0 - 7
        hw6: OVERFLOW_INDEX (3bit)
 8-10
                                         (R); hw2/hw6
 11
        hw6: -
                    (20bit)
 12-31 hw6: THRESH
ATH:004200h/005134h - MAC PCU GENERIC TIMERS MODE2; hw4/hw6 (not hw2)
 0 - 15
        hw4: ENABLE
                             (16bit)
                                              ; -hw4
 0 - 7
        hw6: ENABLE
                             (8bit)
                                              ;\
 8-11
        hw6: OVERFLOW INDEX (4bit)
                                          (R); hw6
 12-15 hw6: OVERFLOW INDEX2 (4bit)
                                          (R);/
ATH:0042D4h - MAC PCU GENERIC TIMERS MODE3; hw4 only
                       ;\hw\frac{1}{4} only (in hw2/hw\frac{1}{6} this stuff is
        hw4: THRESH
 0-19
 24-27 hw4: OVERFLOW INDEX
                                      :/located in "MODE" instead of "MODE3")
ATH:005150h - MAC PCU GENERIC TIMERS TSF SEL; hw6 only
  0-15
       VALUE
                    below in hw4/hw6 only
ATH:004118h/005148h - WLAN HT (aka HT); hw4/hw6
        MODE
ATH:00411Ch/005054h - MAC PCU TSF L32; hw4/hw6 (hw2: see REG TSF L32)
```

Create PDF in your applications with the Pdfcrowd HTML to PDF API

ATH:004120h/005058h - MAC PCU TSF U32; hw4/hw6

```
ATH:0042CCh/0050D4h - MAC PCU TSF2 L32;hw4/hw6
ATH:0042D0h/0050D8h - MAC PCU TSF2 U32; hw4/hw6
 0-63
       VALUE
ATH:00505Ch - MAC PCU WBTIMER 0; hw6
 0
        ENABLE
                                              ;-hw6 only
ATH:004124h/005060h - MAC PCU WBTIMER 1 (aka MAC PCU WBTIMER) ;hw4/hw6
 0-31
        VALUE
ATH:00420Ch/0050D0h - MAC PCU RESET TSF; hw4/hw6
                    ;aka "one shot RESET TSF" ;<-- see "REG BEACON" in hw2
        ONE SHOT
 24
 25
        ONE SHOT2
ATH:00427Ch/005154h - MAC PCU BMISS TIMEOUT; hw4/hw6
ATH:005158h - MAC PCU BMISS2 TIMEOUT; hw6 only
        VALUE (aka BMISS TIMEOUT)
 24
        ENABLE (aka BMISS TIMEOUT ENABLE)
                        below in hw2 only
ATH:00410Ch - MAC PCU SLP BEACON - hw2 only (removed or renamed in hw4)
ATH:028264h (mirror of 00410Ch) - MAC PCU REG SLP5 (ini: 0FFFFFFh) ;hw2
 0-23
        hw2: BMISS TIMEOUT
                                          ;\hw2 only
        hw2: BMISS TIMEOUT ENABLE
 24
See also: - MAC PCU BMISS TIMEOUT <--- is that equivalent on hw4/hw6!?!
ATH:004120h..413Ch - SDIO SETUP CIRCUIT[8] - hw2 only (removed in hw4/hw6)
ATH:004160h..417Ch - CPU SETUP CIRCUIT[8] - hw2 only (removed in hw4/hw6)
ATH:0041A0h..41BCh - BB SETUP CIRCUIT[8] - hw2 only (removed in hw4/hw6)
 0-7
        hw2: VECTOR
ATH:004140h - SDIO SETUP CONFIG - hw2 only (removed in hw4/hw6)
ATH:004144h - CPU SETUP CONFIG - hw2 only (removed in hw4/hw6)
ATH:004180h - BB SETUP CONFIG - hw2 only (removed in hw4/hw6)
 0
        hw2: CLEAR
 1
        hw2: ENABLE
```

```
below in hw4 only
ATH:004210h - MAC PCU TSF ADD PLL; hw4
  0-7
          hw4: VALUE
ATH:004280h - MAC PCU CAB AWAKE; hw4
          hw4: DURATION
  16
          hw4: ENABLE
ATH:0042D8h - MAC PCU DIRECT CONNECT; hw4
          hw4: AP STA ENABLE
         hw4: AP TSF 1 2 SEL
  1
         hw4: STA TSF 1 2 SEL
ATH:004218h..004278h - Bluetooth Coex related ;hw4
ATH:004294h..0042A4h - Bluetooth Coex related, too? ;hw4
These hw4 ports have been moved to 007xxxh in hw6. See Bluetooth Coex chapter for details.
                       _____ below in hw6 only
ATH:005000h - WLAN RESET CONTROL; hw6
         MAC_WARM_RST ;-moved from 004000h.bit4 ;\
MAC_COLD_RST ;-moved from 004000h.bit5 ;
WARM_RST ;-moved from 004000h.bit7 ;
COLD_RST ;-also in 004000h.bit8 ;
BB_WARM_RST ;-moved from 004000h.bit12 ;
BB_COLD_RST ;-moved from 004000h.bit13 ;/
  1
                            ;-new hw6 bit
;-new hw6 bit
         RADIO SRESET
  7
         MCI RESET
ATH:005008h - WLAN REG CONTROL0; hw6
  0-31
         SWREG BITS
ATH:00500Ch - WLAN REG CONTROL1; hw6
          SWREG PROGRAM
         OTPREG LVL
  1-2
ATH:005028h - WLAN RESET CAUSE; hw6; <--- mirror of SOC RESET CAUSE?
  0-2
         LAST
                                            (R)
ATH:00502Ch - WLAN SYSTEM SLEEP; hw6; <-- partial mirror of SOC SYSTEM SLEEP?
```

Create PDF in your applications with the Pdfcrowd HTML to PDF API

0 DISABLE 1 LIGHT

2 MAC_IF (R)

ATH:00515Ch - RTC AXI AHB BRIDGE; hw6 only

0-1 hw6: MAX_BEATS

ATH:005160h - UNIFIED_MAC_REVID (R); hw6 only

0-31 hw6: VALUE (R)

DSi Atheros Wifi - Internal I/O - 0xx240h - RTC/Clock SYNC (hw6)

ATH:xxx240h - RTC SYNC RESET

0 RESET L

ATH:xxx244h - RTC SYNC STATUS

- 0 SHUTDOWN STATE (R)
- 1 ON_STATE (R)
- 2 SLEEP_STATE (R)
- 3 WAKEUP_STATE (R)
- 4 WRESET (R)
- 5 PLL_CHANGING (R)

ATH:xxx248h - RTC SYNC DERIVED

- 0 BYPASS
- 1 FORCE
- 2 FORCE_SWREG_PWD (W)
- 3 FORCE_LPO_PWD (W)

ATH:xxx24Ch - RTC_SYNC_FORCE_WAKE

0 ENABLE (R)

1 INTR

ATH:xxx250h - RTC SYNC INTR CAUSE

- 0 SHUTDOWN STATE
- 1 ON_STATE
- 2 SLEEP STATE
- 3 WAKEUP_STATE

- 4 SLEEP_ACCESS 5 PLL CHANGING
- ATH:xxx254h RTC SYNC INTR ENABLE
 - O SHUTDOWN STATE
 - 1 ON_STATE
 - 2 SLEEP_STATE
 - 3 WAKEUP STATE
 - 4 SLEEP ACCESS
 - 5 PLL_CHANGING

ATH:xxx258h - RTC_SYNC_INTR_MASK

- 0 SHUTDOWN STATE
- 1 ON STATE
- 2 SLEEP STATE
- 3 WAKEUP STATE
- 4 SLEEP ACCESS
- 5 PLL CHANGING

DSi Atheros Wifi - Internal I/O - 006000h - WLAN Coex (MCI) (hw6)

ATH:006000h - MCI COMMANDO; hw6

- 0-7 HEADER
- 8-12 LEN
- 13 DISABLE_TIMESTAMP

ATH:006004h - MCI COMMAND1; hw6

0-31 ADDR

ATH:006008h - MCI COMMAND2; hw6

- 0 RESET_TX
- 1 RESET_RX
- 2-9 RESET_RX_NUM_CYCLES

ATH:00600Ch - MCI_RX_CTRL; hw6

- 0 DISABLE TIMESTAMP
- 1 DISABLE_MAXGAIN_RESET
- 2 DISABLE_MAXGAIN_WBTIMER_RESET

```
ATH:006010h - MCI TX CTRL; hw6
        CLK DIV
 0-1
        DISABLE LNA UPDATES
 3-23
        GAIN_UPDATE FREQ
 24-27 GAIN_UPDATE_NUM
ATH:006014h - MCI MSG ATTRIBUTES TABLE; hw6
 0-15
        CHECKSUM EN
 16-31 INVALID HDR
ATH:006018h - MCI SCHD TABLE 0; hw6
 0-31
        BASE ADDR
ATH:00601Ch - MCI_SCHD_TABLE_1; hw6
 0-15
        OWN
 16-31 SW_REQ_OWN
ATH:006020h - MCI GPM 0; hw6
        START ADDR
 0-31
ATH:006024h - MCI GPM 1;hw6
 0-15
        LEN
 16-31 WRITE PTR
                                      (R)
ATH:006028h - MCI_INTERRUPT_RAW ;Interrupt Flags ;hw6
ATH:00602Ch - MCI INTERRUPT EN ;Interrupt Enable ;hw6
        SW MSG DONE
 0
        CPŪ INT MSG
 1
        RX CKSUM FAIL
        RX INVALID HDR
        RX HW MSG FAIL
        RX SW MSG FAIL
 7
        TX HW MSG FAIL
        TX SW MSG FAIL
        RX MSG
        REMOTE_SLEEP_UPDATE
 10
        BT PRI
 11-26
 27
        BT PRI THRESH
        BT FREQ
 28
        BT_ST0MP
 29
```

```
ATH:006030h - MCI REMOTE CPU INT ;Flags ;hw6
ATH:006034h - MCI REMOTE CPU INT EN; Enable; hw6
 0-31
        BODY
ATH:006038h - MCI INTERRUPT RX MSG RAW ;Flags ;hw6
ATH:00603Ch - MCI INTERRUPT RX MSG EN; Enable; hw6
        REMOTE RESET
 0
 1
        LNA CTRL
        CONT NACK
 2
        CONT_INFO
        CONT_RST
        SCHD_INFO
        CPU INT
 8
        GPM<sup>-</sup>
 9
        LNA INFO
        SYS SLEEPING
 10
        SYS WAKING
 11
 12
        REQ WAKE
ATH:006040h - MCI CPU INT; hw6
 0-31
        MSG
ATH:006044h - MCI RX STATUS; hw6
        SCHD MSG INDEX
 8-11
                                       (R)
 12
        REMOTE SLEEP
                                       (R)
ATH:006048h - MCI CONT STATUS; hw6
        RSSI POWER
 0-7
                                       (R)
        PRIORITY
 8-15
                                       (R)
 16
        TX
                                       (R)
 17-20 LINKID
                                       (R)
                                       (R)
 21-27 CHANNEL
 28-31 OWNER
                                       (R)
ATH:00604Ch - MCI BT PRI0; hw6
ATH:006050h - MCI BT PRI1; hw6
ATH:006054h - MCI BT PRI2; hw6
ATH:006058h - MCI BT PRI3; hw6
 0-7
        VAL0
 8-15
        VAL1
```

16-23 VAL2 24-31 VAL3 ATH:00605Ch - MCI BT PRI;hw6 **THRESH** 0-7 ATH:006060h - MCI WL FREQ0; hw6 0-31 MASK ATH:006064h - MCI_WL_FREQ1; hw6 0-31 MASK ATH:006068h - MCI WL FREQ2; hw6 MASK 0-15 ATH:00606Ch - MCI GAIN; hw6 0-7 0FFSET1 8-15 0FFSET2 ATH:006070h - MCI WBTIMER1; hw6 ATH:006074h - MCI WBTIMER2; hw6 ATH:006078h - MCI WBTIMER3; hw6 ATH:00607Ch - MCI WBTIMER4; hw6 0-31 TARGET ATH:006080h - MCI_MAXGAIN; hw6 0-7 GAIN1 8-15 GAIN2 16-23 GAIN3 24-31 GAIN4 ATH:0060ACh - BTCOEX CTRL; hw6 MCI MODE ENABLE ATH:00614Ch - BTCOEX CTRL2; hw6 0-7 RESERVED2 8-10 OBS_SEL ATH:006254h - BTCOEX DBG; hw6 0-31 0BS (R)

```
ATH:006258h - MCI_LAST_HW_MSG_HDR; hw6
0-7 HDR
8-10 LEN (R)

ATH:00625Ch - MCI_LAST_HW_MSG_BDY; hw6
0-31 BDY (R)

ATH:006260h - MCI_MAXGAIN_RST; hw6
0-31 TARGET
```

DSi Atheros Wifi - Internal I/O - 00x000h - Bluetooth Coex (hw4/hw6)

```
ATH:004218h/007000h - BTCOEXCTRL - hw4/hw6
 0-7
        GAP
        CLK CNT EN
 8
        FRAME CNT EN
        IDLE CNT EN
 10
        SYNC DET EN
 11
        PRIORITY TIME
 12-17
 18-22 FREQ TIME
 23-24
        PTA MODE
        WBSYNC ON BEACON
 25
        hw4: WBTIMER ENABLE
                                      ;hw4 only
 26
 27
        unspecified
        hw6: RFGAIN VALID SRC
 28
                                       ;hw6 only
ATH:004228h/007010h - BTCOEX0 ;SYNC DUR - hw4/hw6
 0-7
        SYNC DUR
ATH:00422Ch/007014h - BTCOEX1 ;CLK THRES - hw4/hw6
 0-20
        CLK THRES
ATH:004230h/007018h - BTCOEX2 ;FRAME THRES - hw4/hw6
 0-7
        FRAME_THRES
ATH:004234h/00701Ch - BTCOEX3 ;CLK CNT - hw4/hw6
        CLK_CNT
 0-20
```

```
ATH:004238h/007020h - BTCOEX4 ;FRAME CNT - hw4/hw6
 0-7
        FRAME CNT
ATH:00423Ch/007024h - BTCOEX5 ;IDLE CNT - hw4/hw6
        IDLE_CNT
 0-15
ATH:004240h/007028h - BTCOEX6 ;IDLE RESET LVL BITMAP - hw4/hw6
        IDLE RESET LVL BITMAP
ATH:004244h/00702Ch - LOCK - hw4/hw6
        TUNLOCK MASTER
 0-7
 8-15 TLOCK MASTER
 16-23 TUNLOCK SLAVE
 24-31 TLOCK SLAVE
ATH:00421Ch/007004h - WBSYNC PRIORITY1 - hw4/hw6
ATH:004220h/007008h - WBSYNC PRIORITY2 - hw4/hw6
ATH:004224h/00700Ch - WBSYNC PRIORITY3 - hw4/hw6
ATH:004248h/007030h - NOLOCK PRIORITY - hw4/hw6
 0-31
        BITMAP
ATH:00424Ch/007034h - WBSYNC - hw4/hw6
ATH:004250h/007038h - WBSYNC1 - hw4/hw6
ATH:004254h/00703Ch - WBSYNC2 - hw4/hw6
ATH:004258h/007040h - WBSYNC3 - hw4/hw6
 0-31
        BTCL0CK
                                      (R) (read-only, according to hw6)
ATH:00425Ch/007044h - WB TIMER TARGET - hw4/hw6
       VALUE
  0 - 31
ATH:004260h/007048h - WB TIMER SLOP - hw4/hw6
 0-9
        VALUE
ATH:004264h/00704Ch - BTCOEX INT EN - hw4/hw6
ATH:004268h/007050h - BTCOEX INT STAT - hw4/hw6
        CLK CNT
 0
 1
        FRAME CNT
 2
        END
        SYNC
```

```
NOSYNC
 5
        BTPRIORITY
                     ;<-- for INT STAT (but, N/A for INT EN)
                                                                     (R)
        BTPRIORITY STOMP ;<-- for INT STAT (but, N/A for INT_EN)
 6
                                                                     (R)
        WB TIMER
        I2C MESG RECV
                        ;<-- for INT STAT (but, "ST MESG RECV" for INT EN?)
 9
        I2C MESG SENT
 10
        I2C TX FAILED
 11
        I2C RECV OVERFLOW
ATH:00426Ch/007054h - BTPRIORITY INT EN - hw4/hw6
ATH:004270h/007058h - BTPRIORITY INT STAT - hw4/hw6
 0 - 31
        BITMAP
ATH:004274h/00705Ch - BTPRIORITY STOMP INT EN - hw4/hw6
ATH:004278h/007060h - BTPRIORITY STOMP INT STAT - hw4/hw6
 0-31
        BITMAP
ATH:004294h/007064h - ST 64 BIT - hw4/hw6
 0
        MODE
 1-5
        SOC CLK DIVIDE RATIO
        CLOCK GATE
 6
 7
        DRIVE MODE
        REQ ACK NOT PULLED DOWN
 9-26
        TIMEOUT
ATH:004298h/007068h - MESSAGE WR - hw4/hw6
ATH:0042A0h/007070h - MESSAGE RD - hw4/hw6
 0-31 TYPE
ATH:00429Ch/00706Ch - MESSAGE WR P - hw4/hw6
ATH:0042A4h/007074h - MESSAGE RD P - hw4/hw6
 0-31
        PARAMETER
       below hw6 only
ATH:007078h - BTPRIORITY INT - hw6 only
 0-7
        DELAY
ATH:00707Ch - SCO PARAMS - hw6 only
 0-13
        PERIOD 
 14-23 SLOP
```

ATH:007080h - SCO PRIORITY - hw6 only 0-31 **BITMAP** ATH:007084h - SCO SYNC - hw6 only 0-31 BTCL0CK ATH:007088h - BTCOEX RAW STAT - hw6 only CLK CNT FRAME CNT 1 END SYNC 4 NOSYNC WB TIMER ATH:00708Ch - BTPRIORITY RAW STAT - hw6 only 0-31 **BITMAP**

ATH:007090h - BTPRIORITY_STOMP_RAW_STAT - hw6 only 0-31 BITMAP

DSi Atheros Wifi - Internal I/O - 00x000h - Memory Control (hw2/hw4/hw6)

TCAM/BCAM (Ternary/Binary Content Addressable Memory) (ROM Patches)

TCAM/BCAM registers are allowing to patch ROM (in a similar fashion as Game Genie cheat devices). The ROM patches can be initialized via BMI commands:

DSi Atheros Wifi - BMI Bootloader Commands

Many ROM functions are called via a Table in RAM, which can be patched without needing the TCAM/BCAM feature (actually, the DSi's AR6002 firmware is patching only three of that RAM Table entries, and leaves the TCAM feature completely unused).

 	hw2 ROM Patches (TCAM)
	07Ch - (WLAN_)MC_TCAM_VALID[031];hw2 (?=Patch Enable)
	OFCh - (WLAN_)MC_TCAM_MASK[031];hw2 (patch area, selectable 32-bytes or bigger or so?

The eight size settings are probably 20h,40h,80h,100h,200h,400h,800h,1000h.
ATH:008100h817Ch - (WLAN_)MC_TCAM_COMPARE[031];hw2 5-21 KEY (Patch ROM Address in 32-byte steps) (probably 0E0000h and up?)
ATH:008180h81FCh - (WLAN_)MC_TCAM_TARGET[031];hw2 5-21 ADDR (Patch RAM Address in 32-byte steps) (probably 100000h and up?)
hw4 ROM Patches (BCAM)
The hw4 ROM patching is done in 32bit Data units, but 16bit/24bit Xtensa opcodes aren't neccessarily 32bit aligned, so one may need 1-2 patch slots per opcode.
ATH:008000h0081FCh - WLAN_MC_BCAM_VALID[0127];hw4 0 BIT some "bit" (128 x 1bit) (?=Patch Enable) 1-31 -
ATH:008200h0083FCh - WLAN_MC_BCAM_COMPARE[0127] ;hw4
0-1 - 2-19 KEY some "key" (128 x 18bit) (Patch Address in 4-byte steps) 20-31 -
ATH:008400h0085FCh - WLAN_MC_BCAM_TARGET[0127];hw4 0-31 INST some "inst" (128 x 32bit) (Patch Data)
ATH:008610h - WLAN_BCAM_CONFLICT_ERROR; hw4 0
hw6 ROM Patches (?)
Unknown if or how ROM Patches are supported on hw6 (the hw6 source code doesn't define any TCAM/BCAM registers).
ADDR_ERROR Registers
ATH:008200h - (WLAN_)ADDR_ERROR_CONTROL;hw2 ATH:008600h - WLAN_APB_ADDR_ERROR_CONTROL;hw4 ATH:010018h - WLAN_APB_ADDR_ERROR_CONTROL:hw6

0

ENABLE

```
QUAL ENABLE
 2-31
ATH:008204h - (WLAN )ADDR ERROR STATUS; hw2
ATH:008604h - WLAN APB ADDR ERROR STATUS; hw4
ATH:01001Ch - WLAN APB ADDR ERROR STATUS; hw6
 0-24 ADDRESS
 25
       WRITE
 26-31 -
ATH:008608h - WLAN AHB ADDR ERROR_CONTROL; hw4
ATH:010020h - WLAN AHB ADDR ERROR CONTROL; hw6
       ENABLE
 1-31 -
ATH:00860Ch - WLAN AHB ADDR ERROR STATUS; hw4
ATH:010024h - WLAN AHB ADDR ERROR STATUS; hw6
 0-23
       ADDRESS
 24-29 -
 30
       MB0X
 31
       MAC
                  ___ hw4 MISC Registers _____
ATH:008614h - WLAN CPU PERF CNT; hw4
 1-31
ATH:008618h - WLAN CPU INST FETCH; hw4
ATH:00861Ch - WLAN CPU DATA FETCH; hw4
 0-31 CNT
ATH:008620h - WLAN CPU RAM1 CONFLICT; hw4
ATH:008624h - WLAN CPU RAM2 CONFLICT; hw4
ATH:008628h - WLAN CPU RAM3 CONFLICT; hw4
ATH:00862Ch - WLAN CPU RAM4 CONFLICT; hw4
      CNT
 0-11
 12-31 -
                    hw6 MISC Registers
```

ATH:010028h - WLAN AHB CONFIG; hw6

- 0 MAX BURST 4
- 1 MAX BURST 8
- 2 MAX BURST 16

ATH:01002Ch - WLAN MEMORY MAP; hw6

- ONE IRAM BANK
- 1 TWO IRAM BANKS
- 2 THREE IRAM BANKS
- 3 FOUR TRAM BANKS

Xtensa Region/MMU (hw2)

The Xtensa CPU is additionally having a Region/MMU unit with ITLB and DTLB. The AR6002 ROM is doing some basic initialization via mmu-opcodes: set ITLB[(0..7)*20000000h] to values (1,2,2,2,2,2,2)

set DTLB[(0..7)*20000000h] to values (1,2,2,2,2,2,2,2)

Alongsides, it's issuing an "isync" opcode after setting the first ITLB entry, and a "dsync" opcode after setting the last DTLB entry. After that initialization, the ROM and Firmware aren't using any further mmu-opcodes.

DSi Atheros Wifi - Internal I/O - 00C000h - Serial UART (hw2/hw4/hw6)

The UART_xxx registers are used to output TTY messages (ASCII strings) when enabled in the "Host Interest" area: LOCAL_SCRATCH[0].bit1 AR6K_OPTION_SERIAL_ENABLE --> TTY master enable

targaddr[14h] hi serial enable --> enable additional TTY msg's during BMI

targaddr[60h] hi_desired_baud_rate --> for TTY/UART (default=9600 decimal)

targaddr[C4h] hi_console_flags - whatever, UART related, maybe newer firmware

hw2	UART	Registers	
		- 3	

Texas Instruments TL16C550AN - Asynchronous Communications Element (ACE)

The hw2 UART is based on the TL16C550AN chip (which is also found in the SNES "Exertainment Bicycle" add-on).

ATH:00C000h (when DLAB=0) - (WLAN_UART_)RBR - RX Data FIFO (R);hw2 ATH:00C020h (when DLAB=0) - (WLAN_UART_)SRBR (mirror of RBR?);hw2

0-7 Data (with 16-byte FIF0)

```
ATH:00C000h (when DLAB=0) - (WLAN UART )THR - TX Data FIFO (W) ;hw2
  0-7 Data (with 16-byte FIF0)
ATH:00C004h (when DLAB=0) - (WLAN UART )IER - Interrupt Control (R/W) ;hw2
       ERBFI Received Data Available Interrupt
                                                         (0=Disable, 1=Enable)
      ETBEI Transmitter Holding Register Empty Interrupt (0=Disable, 1=Enable)
  1
      ELSI Receiver Line Status Interrupt
                                                          (0=Disable, 1=Enable)
                                                          (0=Disable, 1=Enable)
       EDDSI Modem Status Interrupt
  4-7 -
             Not used (always zero)
ATH:00C000h (when DLAB=1) - (WLAN UART )DLL - Baudrate Divisor LSB (R/W) ;hw2
ATH:00C004h (when DLAB=1) - (WLAN UART )DLH - Baudrate Divisor MSB (R/W); hw2
  0-7 Divisor Latch LSB/MSB. should be set to "divisor = XIN / (baudrate*16)"
ATH:00C008h - (WLAN UART )IIR - Interrupt Status (R); hw2
ATH:00C028h - (WLAN UART )SIIR (mirror or IIR?); hw2
       Interrupt Pending Flag (0=Pending, 1=None)
                                                                        ;\IID
  1-3 Interrupt ID, 3bit
                             (0..7=see below) (always 00h when Bit0=1);/
  4-5 Not used (always zero)
      FIFOs Enabled (always zero in TL16C450 mode);\these bits have same
      FIFOs Enabled (always zero in TL16C450 mode) ;/value as "FIFO Enable"
The 3bit Interrupt ID can have following values:
  ID Prio Expl.
  00h 4
         Handshaking inputs CTS,DSR,RI,DCD have changed
                                                              (Ack: Read MSR)
         Transmitter Holding Register Empty
  01h 3
                                                (Ack: Write THR or Read IIR)
         RX FIFO has reached selected trigger level
  02h 2
                                                              (Ack: Read RBR)
         RX Overrun/Parity/Framing Error, or Break Interrupt (Ack: Read LSR)
  03h 1
         RX FIFO non-empty & wasn't processed for longer time(Ack: Read RBRh)
  06h 2
Interrupt ID values 04h.05h.07h are not used.
ATH:00C008h - (WLAN UART )FCR - FIFO Control (W) ;hw2
       FIFO Enable (0=Disable, 1=Enable) (Enables access to FIFO related bits)
                               (0=No Change, 1=Clear RX FIF0) (RCVR FIF0 RST)
  1
       Receiver FIFO Reset
      Transmitter FIFO Reset (0=No Change, 1=Clear TX FIFO) (XMIT FIFO RST)
      DMA Mode Select (Mode for /RXRDY and /TXRDY) (0=Mode 0, 1=Mode 1)
  4-5 Not used (should be zero)
                              (0..3 = 1,4,8,14 \text{ bytes}) (RCVR TRIG)
  6-7 Receiver FIFO Trigger
ATH:00C00Ch - (WLAN UART )LCR - Character Format Control (R/W); hw2
  0-1 Character Word Length
                               (0..3 = 5,6,7,8 \text{ bits}) (CLS)
       Number of Stop Bits
                                (0=1bit, 1=2bit; for 5bit chars: only 1.5bit)
```

```
Parity Enable (PEN)
 3
                                (0=None, 1=Enable Parity or 9th data bit)
 4
      Parity Type/9th Data bit (0=0dd, 1=Even) (EPS)
 5
      Unused in hw2? ;for TL16C550AN: Bit4-5 can be 2=Set9thBit, 3=Clear9thBit
       Set Break
                               (0=Normal, 1=Break, Force SOUT to Low)
 7
       Divisor Latch Access
                                (0=Normal I/O, 1=Divisor Latch I/O) (DLAB)
ATH:00C010h - (WLAN UART )MCR - Handshaking Control (R/W);hw2
      DTR Output Level for /DTR pin (Data Terminal Ready) (0=High, 1=Low)
      RTS Output Level for /RTS pin (Request to Send)
 1
                                                             (0=Hiah. 1=Low)
      OUT1 Output Level for /OUT1 pin (General Purpose)
                                                             (0=High, 1=Low)
      OUT2 Output Level for /OUT2 pin (General Purpose)
                                                             (0=High, 1=Low)
 4/5? LOOP Loopback Mode (0=Normal, 1=Testmode, loopback TX to RX)
```

The Loopback bit should be Bit4 (according to TL16C550AN datasheet), but hw2 source code claims it to be in bit5.

ATH:00C014h - (WLAN_UART_)LSR - RX/TX Status (R) (W=don't do);hw2 ATH:00C034h - (WLAN_UART_)SLSR (mirror of LSR?);hw2

5-7 Not used (always zero)

```
RX Data Ready (DR) (0=RX FIFO Empty, 1=RX Data Available)

RX Overrun Error (OE) (0=Okay, 1=Error) (RX when RX FIFO Full)

RX Parity Error (PE) (0=Okay, 1=Error) (RX parity bad)

RX Framing Error (FE) (0=Okay, 1=Error) (RX stop bit bad)

RX Break Interrupt (BI) (0=Normal, 1=Break) (RX line LOW for long time)

Transmitter Holding Register (THRE) (1=TX FIFO is empty)

Transmitter Empty (TEMT) (0=No, 1=Yes, TX FIFO and TX Shift both empty)

At least one Overrun/Parity/Framing Error in RX FIFO (0=No, 1=Yes/Error)
```

Bit7 is always zero in TL16C450 mode. Bit1-3 are automatically cleared after reading. In FIFO mode, bit2-3 reflect to status of the current (=oldest) character in the FIFO (unknown/unclear if bit2-3 are also auto-cleared when in FIFO mode).

Note: The AR6002 BIOS ROM is using "SLSR" (instead of "LSR") for testing bit0,5,6. And, before each read from SLSR register, the AR6002 BIOS BIOS does first write 0 to SLSR (for whatever unknown purpose).

Basically, "SLSR" (and other "Sxxx" registers) seems to be some sort of a mirror of "LSR" (and other "xxx" registers)? Maybe one of them omits automatic IRQ acknowledge or so?

ATH:00C018h - (WLAN_UART_)MSR - Handshaking Status (R) (W=don't do) ;hw2 ATH:00C038h - (WLAN_UART_)SMSR (mirror or MSR?) ;hw2

```
DCTS Change flag for /CTS pin ;ClearToSend ;\change flags (0=none, DDSR Change flag for /DSR pin ;DataSetReady ; 1=changed since last TERI Change flag for /RI pin ;RingIndicator ; read) (automatically DDCD Change flag for /DCD pin ;DataCarrierDetect ;/cleared after read) CTS Input Level on /CTS pin ;ClearToSend ;\
DSR Input Level on /DSR pin ;DataSetReady ; current levels RI Input Level on /RI pin ;RingIndicator ; (inverted ?)
DCD Input Level on /DCD pin ;DataCarrierDetect ;/
```

ATH:00C01Ch - (WLAN UART)SCR - Scratch (R/W); hw2 0-7 General Purpose Storage (eq. read/write-able for UART chip detection) ATH:00C02Ch - (WLAN UART ?)MWR ;whatever "M Write Register?" ;hw2 ATH:00C03Ch - (WLAN UART?)MRR; whatever "M Read Register?"; hw2 0-31 whatever... 32bit wide (unlike other UART registers) (?) (UART related?) hw4/hw6 UART Registers Multiple UARTs; hw4/hw6 There appear to be multiple hw4/hw6 UARTs: one normal, one for debug, one for hw6: WLAN UART BASE ADDRESS = 0000C000h : hw4/hw6WLAN DBG UART BASE ADDRESS = 0000D000h ;hw4/hw6 WLAN UART2 BASE ADDRESS = 00054C00h; hw6 Maybe the UARTs are all using the same register format with differerent base? ATH:00C000h - UART DATA; hw4/hw6 TXRX DATA 0-7 RX CSR 8 TX CSR 9 ATH:00C004h - UART CONTROL;hw4/hw6 PARITY EVEN 0 1 PARITY ENABLE IFC DCE IFC ENABLE FLOW INVERT FLOW_ENABLE DMA ENABLE 7 RX READY ORIDE TX READY ORIDE SERIAL TX READY RX BREAK 10 TX BREAK 11 12 HOST INT 13 HOST INT ENABLE 14 TX BUSY RX BUSY 15

ATH:00C008h - UART CLKDIV; hw4/hw6

0-15 CLK_STEP

ATH:00C00Ch - UART_INT;hw4/hw6 ATH:00C010h - UART_INT_EN;hw4/hw6 0 RX_VALID_INT 1 TX_READY_INT 2 RX_FRAMING_ERR_INT 3 RX_OFLOW_ERR_INT 4 TX_OFLOW_ERR_INT 5 RX_PARITY_ERR_INT 6 RX_BREAK_ON_INT 7 RX_BREAK_OFF_INT 8 RX_FULL_INT

TX EMPTY INT

DSi Atheros Wifi - Internal I/O - 00E000h - UMBOX Registers (hw4/hw6)

```
ATH:00E000h..00E004h - UMBOX FIFO[0..1]
            ... uh, twice[0..1], with 9bit each ?
 0-8
ATH:00E008h - UMBOX FIFO STATUS
        RX FULL
 1
       RX EMPTY
       TX FULL
       TX EMPTY
ATH:00E00Ch - UMBOX DMA POLICY
        RX ORDER
 1
        RX OUANTUM
        TX ORDER
       TX QUANTUM
ATH:00E010h - UMBOX0 DMA RX DESCRIPTOR BASE
ATH:00E018h - UMBOX0 DMA TX DESCRIPTOR BASE
 2-27
       ADDRESS
ATH:00E014h - UMBOX0 DMA RX CONTROL
ATH:00E01Ch - UMBOX0 DMA TX CONTROL
 0
        ST0P
        START
 1
```

2 RESUME

ATH:00E020h - UMBOX FIFO TIMEOUT

0-7 VALUE

8 ENABLE_SET

ATH:00E024h - UMBOX_INT_STATUS ATH:00E028h - UMBOX_INT_ENABLE

- 0 RX NOT FULL
- 1 TX_NOT_EMPTY
- 2 RX_UNDERFLOW
- 3 TX OVERFLOW
- 4 $HC\overline{I}_SYNC_ERROR$
- 5 TX DMA COMPLETE
- 6 TX DMA EOM COMPLETE
- 7 RX DMA COMPLETE
- 8 HCT FRAMER OVERFLOW
- 9 HCI FRAMER UNDERFLOW

ATH:00E02Ch - UMBOX_DEBUG

0-2 SEL

ATH:00E030h - UMBOX FIFO RESET

0 INIT

ATH:00E034h - UMBOX_HCI_FRAMER

- 0-1 CONFIG MODE
- 2 OVERFLOW
- 3 UNDERFLOW
- 4 SYNC_ERROR
- 5 ENABLE
- 6 CRC_OVERRIDE

DSi Atheros Wifi - Internal I/O - 010000h - Serial I2C/SPI (hw2/hw4/hw6)

These registers are providing a general purpose I2C/SPI serial bus. The SI_xxx registers are exactly same in hw2/hw4/hw6. In the DSi, they are used in I2C mode - for reading wifi calibration data:

DSi Atheros Wifi I2C EEPROM

```
ATH:010000h - SI CONFIG
 0-3
         DIVIDER
                            (probably transfer rate, should be 6 on DSi)
         INACTIVE CLK
                             (whatever, should be 1 for I2C)
 5
                            (whatever, should be 1 for I2C)
         INACTIVE DATA
 6
                            (whatever, should be zero for I2C)
         POS DRIVE
         POS SAMPLE
 7
                            (whatever, should be 1 for I2C)
 8 - 15
 16
         I2C
                            (0=SPI. 1=I2C)
 17
 18
         BIDIR OD DATA
                            (whatever, should be 1 for I2C)
 19
         ERR INT
                            (whatever, enable or status?)
On DSi, this is register is set to 500B6h.
ATH:010004h - SI CS
 0-3
         TX CNT
                   Number of TX bytes (0..8) (should be 1..8 for I2C device)
 4-7
         RX CNT
                   Number of RX bytes (0..8)
         START
                   Write 1 to start transfer
         DONE INT Status (0=Busy, 1=Done/Okay)
         DONE ERR Status (1=Error)
 10
 11-13 BIT CNT IN LAST BYTE (0=Normal/8bit, 1..7=whatever)
For I2C with TX CNT and RX CNT both nonzero: TX data is transferred first.
Unknown when the DONE flags are cleared (possibly when writing 0 to bit9,10, or when writing 1 to bit8, or maybe automatically after reading).
ATH:010008h..01000Ch - SI TX DATA0/SI TX DATA1
         DATAO 1st TX byte (device number in case of I2C mode)
 0-7
        DATA1 2nd TX byte (if any)
 8-15
 16-23 DATA2 ...
 24-31 DATA3 ...
 32-39 DATA4
 40-47 DATA5
 48-55 DATA6
 56-63 DATA7
ATH:010010h..010014h - SI RX DATA0/SI RX DATA1
         DATAO 1st RX byte (if any)
 0-7
        DATA1 2nd RX byte (if any)
 8-15
 16-23 DATA2 ...
 24-31 DATA3 ..
 32-39 DATA4
 40-47 DATA5
 48-55 DATA6
```

56-63 DATA7

DSi Atheros Wifi - Internal I/O - 014000h - GPIO 18/26/57 pin (hw2/hw4/hw6)

```
ATH:014000h/014000h/014000h - WLAN GPIO OUT ;GPIO Data Out ;hw2/hw4/hw6
ATH:014004h/014004h/014004h - WLAN GPIO OUT W1TS ;Write-1-to-Set ;hw2/hw4/hw6
ATH:014008h/014008h-014008h - WLAN GPIO OUT W1TC ;Write-1-to-Clr ;hw2/hw4/hw6
ATH:01400Ch - WLAN GPIO OUT HIGH; for pin32 and up; hw6
ATH:014010h - WLAN GPIO OUT W1TS HIGH; for pin32 and up; hw6
ATH:014014h - WLAN GPIO OUT W1TC HIGH; for pin32 and up; hw6
        hw2: DATA (for pin 0..17)
 0 - 17
        hw4: DATA (for pin 0..25)
 0-25
        hw6: DATA (for pin 0..56) (and bit57-63=unused or so?)
 0-63
ATH:01400Ch/01400Ch/014018h - WLAN GPIO ENABLE ;GPIO Out Enable ;hw2/hw4/hw6
ATH:014010h/014010h/01401Ch - WLAN GPIO ENABLE W1TS ;Wr-1-to-Set ;hw2/hw4/hw6
ATH:014014h/014014h/014020h - WLAN GPIO ENABLE W1TC ;Wr-1-to-Clr ;hw2/hw4/hw6
ATH:014024h - WLAN GPIO ENABLE HIGH; for pin32 and up; hw6
ATH:014028h - WLAN GPIO ENABLE W1TS HIGH; for pin32 and up; hw6
ATH:01402Ch - WLAN GPIO ENABLE W1TC HIGH; for pin32 and up; hw6
        hw2: DATA (for pin 0..17)
 0-17
 0-25
        hw4: DATA (for pin 0..25)
        hw6: DATA (for pin 0..56) (and bit57-63=unused or so?)
 0-63
ATH:014018h/014018h/014030h - WLAN GPIO IN - GPIO Data In ;hw2/hw4/hw6
ATH:014038h - WLAN GPIO IN HIGH: for pin32 and up: hw6
        hw2: DATA (for pin 0..17)
 0-17
 0-25
        hw4: DATA (for pin 0..25)
        hw6: DATA (for pin 0..56) (and bit57-63=unused or so?)
 0-63
ATH:01401Ch/01401Ch/014034h - WLAN GPIO STATUS - GPIO Interrupt; hw2/hw4/hw6
ATH:014020h/014020h/014040h - WLAN GPIO STATUS W1TS - Write-1-to-Set ;hw2/hw4/hw6
ATH:014024h/014024h/014044h - WLAN GPIO STATUS W1TC - Write-1-to-Clear; hw2/hw4/hw6
ATH:01403Ch - WLAN GPIO STATUS HIGH; for pin32 and up; hw6
ATH:014048h - WLAN GPIO STATUS W1TS HIGH; for pin32 and up; hw6
ATH:01404Ch - WLAN GPIO STATUS W1TC HIGH; for pin32 and up; hw6
        hw2: INTERRUPT (for pin 0..17)
 0-17
 0-25
        hw4: INTERRUPT (for pin 0..25)
        hw6: INTERRUPT (for pin 0..56) (and bit57-63=unused or so?)
 0-63
```

```
hw2 GPI0 ports
ATH:014028h - GPIO PIN0 ; GPIO0 Bluetooth coex BT PRIORITY
ATH:01402Ch - GPIO PIN1 ;GPIO1 Bluetooth coex WLAN ACTIVE
ATH:014030h - GPIO PIN2 ;GPIO2 Bluetooth coex BT FREQUENCY
ATH:014034h - GPIO PIN3 ;GPIO3 Bluetooth coex BT ACTIVE
ATH:014038h - GPIO PIN4 ;GPIO4 SDIO/GSPI interface select
ATH:01403Ch - GPIO PIN5 ;GPIO5 SDIO/GSPI interface select
ATH:014040h - GPIO PIN6; GPIO6 -
ATH:014044h - GPIO PIN7; GPIO7 TRST for JTAG debug
ATH:014048h - GPIO PIN8; GPIO8 external 32kHz clock in
ATH:01404Ch - GPIO PIN9; GPIO9 I2C SCL or SPI CLK
ATH:014050h - GPIO PIN10 ;GPIO10 I2C SDA or SPI MISO
ATH:014054h - GPIO PIN11 ;GPIO11 UART RXD or SPI MOSI
ATH:014058h - GPIO PIN12 ;GPIO12 UART TXD or SPI/CS
ATH:01405Ch - GPIO PIN13 ;GPIO13 Reset in for JTAG debug
ATH:014060h - GPIO PIN14 ;GPIO14 UART CTS
ATH:014064h - GPIO PIN15 :GPIO15 UART RTS
ATH:014068h - GPIO PIN16 :GPIO16 -
ATH:01406Ch - GPIO PIN17;GPIO17 -
        SOURCE
 0
 1
        PAD DRIVER
 3-6
 7-9
        INT TYPE
        WAKEUP ENABLE
 10
 11-12 CONFIG
                              hw4 GPIO ports
ATH:014028h - WLAN GPIO PIN0 ;GPIO0 Bluetooth coex BT FREQUENCY
ATH:01402Ch - WLAN GPIO PIN1 ;GPIO1 Bluetooth coex WLAN ACTIVE
ATH:014030h - WLAN GPIO PIN2 ;GPIO2 Bluetooth coex BT ACTIVE ;I2C SCL
ATH:014034h - WLAN GPIO PIN3 ;GPIO3 Bluetooth coex BT PRIORITY ;I2C SDA
ATH:014038h - WLAN GPIO PIN4 :GPIO4 -
ATH:01403Ch - WLAN GPIO PIN5; GPIO5 JTAG TMS input
ATH:014040h - WLAN GPIO PIN6; GPIO6 JTAG TCK input
ATH:014044h - WLAN GPIO PIN7; GPIO7 JTAG TDI input
```

```
ATH:014048h - WLAN GPIO PIN8; GPIO8 JTAG TDO output
ATH:01404Ch - WLAN GPIO PIN9 ;GPIO9 SDIO CMD
ATH:014050h - WLAN GPIO PIN10; GPIO10 SDIO D3
ATH:014054h - WLAN GPIO PIN11 ;GPIO11 SDIO D2
ATH:014058h - WLAN GPIO PIN12 ;GPIO12 SDIO D1
ATH:01405Ch - WLAN GPIO PIN13;GPIO13 SDIO D0
ATH:014060h - WLAN GPIO PIN14;GPIO14 SDIO CLK
ATH:014064h - WLAN GPIO PIN15;GPIO15 HCI UART TXD
ATH:014068h - WLAN GPIO PIN16 ;GPIO16 HCI UART RTS
ATH:01406Ch - WLAN GPIO PIN17; GPIO17 HCI UART RXD
ATH:014070h - WLAN GPIO PIN18; GPIO18 HCI UART CTS
ATH:014074h - WLAN GPIO PIN19 ;GPIO19 SDIO/GSPI interface select
ATH:014078h - WLAN GPIO PIN20 ;GPIO20 SDIO/GSPI interface select
ATH:01407Ch - WLAN GPIO PIN21 ;GPIO21 external input sleep clock
ATH:014080h - WLAN GPIO PIN22 ;GPIO22 wake on wireless input (WOW)
ATH:014084h - WLAN GPIO PIN23 :GPIO23 reference clk output to BT chip
ATH:014088h - WLAN GPIO PIN24 :GPIO24 request clk from BT chip
ATH:01408Ch - WLAN GPIO PIN25 ;GPIO25 request reference clk (CLK REQ)
 0
        SOURCE
 1
 2
        PAD DRIVER
        PAD STRENGTH
                      ;\pull/strength supported for PINO..PIN22 only
 3-4
 5-6
        PAD PULL
                      ;/(bit3-6 are unused in PIN23..PIN25 registers)
        INT TYPE
 7-9
        WAKEUP ENABLE
 10
 11-13 CONFIG
AR6003 datasheet assigns only the above stuff with a single UART, although the AR6003 should additionally support a DBG UART.
                              hw6 GPI0 ports
ATH:014050h - WLAN GPIO PIN0; GPIO0 or SDIO CMD
ATH:014054h - WLAN GPIO PIN1 ;GPIO1 or SDIO D3
ATH:014058h - WLAN GPIO PIN2; GPIO2 or SDIO D2
ATH:01405Ch - WLAN GPIO PIN3; GPIO3 or SDIO D1
ATH:014060h - WLAN GPIO PIN4 ;GPIO4 or SDIO D0
ATH:014064h - WLAN GPIO PIN5; GPIO5 or SDIO CLK
ATH:014068h - WLAN GPIO PIN6
ATH:01406Ch - WLAN GPIO PIN7
ATH:014070h - WLAN GPIO PIN8
```

ATH:014074h - WLAN GPIO PIN9 ATH:014078h - WLAN GPIO PIN10 ATH:01407Ch - WLAN GPIO PIN11 ATH:014080h - WLAN GPIO PIN12 ATH:014084h - WLAN GPIO PIN13 ATH:014088h - WLAN GPIO PIN14 ATH:01408Ch - WLAN GPIO PIN15 ATH:014090h - WLAN GPIO PIN16 ATH:014094h - WLAN GPIO PIN17 ATH:014098h - WLAN GPIO PIN18 ATH:01409Ch - WLAN GPIO PIN19 ATH:0140A0h - WLAN GPIO PIN20 ATH:0140A4h - WLAN GPIO PIN21 ATH:0140A8h - WLAN GPIO PIN22 ATH:0140ACh - WLAN GPIO PIN23 ATH:0140B0h - WLAN GPIO PIN24 ATH:0140B4h - WLAN GPIO PIN25 ATH:0140B8h - WLAN GPIO PIN26 ATH:0140BCh - WLAN GPIO PIN27 ATH:0140C0h - WLAN GPIO PIN28 ATH:0140C4h - WLAN GPIO PIN29 ATH:0140C8h - WLAN GPIO PIN30 ATH:0140CCh - WLAN GPIO PIN31 ATH:0140D0h - WLAN GPIO PIN32 ATH:0140D4h - WLAN GPIO PIN33 ATH:0140D8h - WLAN GPIO PIN34 ATH:0140DCh - WLAN GPIO PIN35 ATH:0140E0h - WLAN GPIO PIN36 ATH:0140E4h - WLAN GPIO PIN37 ATH:0140E8h - WLAN GPIO PIN38 ATH:0140ECh - WLAN GPIO PIN39 ATH:0140F0h - WLAN GPIO PIN40 ATH:0140F4h - WLAN GPIO PIN41 ATH:0140F8h - WLAN GPIO PIN42 ATH:0140FCh - WLAN GPIO PIN43 ATH:014100h - WLAN GPIO PIN44 ATH:014104h - WLAN GPIO PIN45

```
ATH:014108h - WLAN GPIO PIN46
ATH:01410Ch - WLAN GPIO PIN47
ATH:014110h - WLAN GPIO PIN48
ATH:014114h - WLAN GPIO PIN49
ATH:014118h - WLAN GPIO PIN50
ATH:01411Ch - WLAN GPIO PIN51
ATH:014120h - WLAN GPIO PIN52
ATH:014124h - WLAN GPIO PIN53
ATH:014128h - WLAN GPIO PIN54
ATH:01412Ch - WLAN GPIO PIN55
ATH:014130h - WLAN GPIO PIN56
        SOURCE
 1
 2
        PAD DRIVER
        PAD STRENGTH
 3-4
 5-6
        PAD PULL
 7-9
        INT TYPE
        WAKEUP ENABLE
 10
 11-14 CONFIG
```

AR6004 datasheet assigns only six SDIO signals to GPIO pins. However, signals similar as on AR6002/AR6003 should exist (I2C/SPI, UART, etc.), plus TWO additional UARTs).

hw2/hw4/hw6 stuff

ATH:014078h/01409Ch/01413Ch - WLAN_SIGMA_DELTA;hw2/hw4/hw6

0-7 TARGET

8-15 PRESCALAR ;uh, scalar?

16 ENABLE

ATH:01407Ch/0140A8h/01414Ch - WLAN DEBUG CONTROL;hw2/hw4/hw6

0 ENABLE ; -hw2/hw4/hw6

1 hw2: OBS_OE_L ;-hw2 only (bit1 removed in hw4/hw6)

ATH:014080h/0140ACh/014150h - WLAN DEBUG INPUT SEL; hw2/hw4/hw6

0-3 SRC ;-hw2/hw4/hw6 4-5 hw4/hw6: SHIFT ;-hw4/hw6

ATH:014084h/0140B0h/014154h - WLAN DEBUG OUT; hw2/hw4/hw6

0-17 DATA (whatever) (always 18bit, no matter if GPIO with 18,25,57 pins)

```
ATH:0140F0h/0140B4h/014158h - WLAN RESET TUPLE STATUS; hw2/hw4/hw6
 0-7
       PIN RESET TUPLE
 8-11 TEST RESET TUPLE
                hw4/hw6 stuff
ATH:014090h/014134h - SDIO; hw4/hw6
ATH:014160h - SDIO2; hw6
ATH:014164h - SDHC; hw6
 0
       PINS EN
ATH:014098h/014138h - WL SOC APB; hw4/hw6
       TOGGLE
ATH:0140A0h/014140h - WL BOOTSTRAP; hw4/hw6
       hw4: STATUS (23bit); maybe for pin 0..22 (but not pin 23-25?)
       hw6: STATUS (12bit) :maybe for pin 0..57 (with below "CORE BOOTSTRAP")
 0-11
       hw6: CPU MBIST EN
 12
ATH:014144h - CORE BOOTSTRAP LOW; hw6
       hw6: STATUS (32bit) (extra bits, expanding STATUS in "WL BOOTSTRAP"?)
ATH:014148h - CORE BOOTSTRAP HIGH; hw6
       hw6: STATUS (13bit) (extra bits, expanding STATUS in "WL BOOTSTRAP"?)
 0-12
ATH:0140B8h/01415Ch - ANTENNA SLEEP CONTROL/ANTENNA CONTROL; hw4/hw6
       hw4: ENABLE (5bit)
 0-4
                                  ; hw4 "ANTENNA SLEEP CONTROL"
 5-9
       hw4: VALUE
                   (5bit)
       hw4: OVERRIDE (5bit)
 10-14
 0-3
       hw6: ENABLE (4bit)
       hw6: VALUE
 4-7
                    (4bit)
 8-11
       hw6: OVERRIDE (4bit)
                                ; hw6 "ANTENNA CONTROL"
 12-13
       hw6: LED SEL (2bit)
       hw6: SPI MODE
 14
       hw6: SPI CS
 15
       hw6: RX CLEAR
 16
                     _____ hw6 stuff _____
```

ATH:014168h - AMBA_DEBUG_BUS;hw6

_____ hw2 LA stuff _____

2-3

hw2: PAD_PULL hw2: ATE OE L

```
ATH:014088h - LA CONTROL;hw2
        hw2: TRIGGERED
 1
        hw2: RUN
ATH:01408Ch - LA CLOCK;hw2
 0-7
        hw2: DIV
ATH:014090h - LA STATUS ;hw2
        hw2: INTERRUPT
 0
ATH:014094h - LA TRIGGER SAMPLE; hw2
       hw2: COUNT
 0-15
ATH:014098h - LA_TRIGGER_POSITION; hw2
        hw2: VALUE
 0-15
ATH:01409Ch - LA PRE TRIGGER; hw2
ATH:0140A0h - LA POST TRIGGER; hw2
       hw2: COUNT
 0-15
ATH:0140A4h - LA FILTER CONTROL; hw2
        hw2: DELTA
ATH:0140A8h - LA FILTER DATA; hw2
ATH:0140B0h - LA TRIGGERA DATA; hw2
ATH:0140B8h - LA TRIGGERB DATA; hw2
ATH:0140ACh - LA FILTER WILDCARD; hw2
ATH:0140B4h - LA TRIGGERA WILDCARD; hw2
ATH:0140BCh - LA TRIGGERB WILDCARD; hw2
                                ... maybe related to GPIO_PINO..17 ?
       hw2: MATCH
 0-17
ATH:0140C0h - LA TRIGGER; hw2
        hw2: EVENT
 0-2
ATH:0140C4h - LA FIFO; hw2
        hw2: EMPTY
 1
        hw2: FULL
```

DSi Atheros Wifi - Internal I/O - 018000h - MBOX Registers (hw2/hw4/hw6)

These registers are same in hw2/hw4/hw6, except that: GMBOX registers exist in hw4/hw6 only STE MODE register exists in hw6 only WLAN MBOX INT xxx bit18,19 exist in hw6 only And, register names didn't have had the "WLAN" prefix in hw2. Manual MBOX Transfer

ATH:018000h..01800Ch - WLAN MBOX FIFO[0..3]

- 0 7 DATA: DATABYTE
- 8-11 DATA: zero?
- 12-15 DATA: zero? maybe copy of MBOX FIFO STATUS bit12-15 ? (FULL)
- 16-19 DATA: looks like copy of MBOX FIFO STATUS bit16-19 ? (EMPTY)
- 20-31 -

READ: Allows to read incoming MBOX data; before reading this register, the data MUST be manually copied to this register via WLAN MBOX TXFIFO POP[n], then read this register, and check the EMPTY flag; this requires "double indexing" as so: for MBOX(n), test "WLAN MBOX FIFO[n].bit(16+n)", if the bit is zero, then bit0-7 contains valid data.

WRITE: Allows to send outgoing MBOX data (write the databyte, with zeroes in bit8-31); before doing so, one SHOULD check if the FIFO is full via WLAN MBOX FIFO STATUS.

ATH:0180F0h..0180FCh - WLAN_MBOX_TXFIFO_POP[0..3] 0 DATA ... uh 4x1bit ? for MBOX0..3 ?

```
1-31
```

Writing 0 to WLAN MBOX TXFIFO POP[n] does remove the oldest "TXFIFO" entry (the data transmitted from SDIO side to xtensa side via MBOXn), and stores that value (and a copy of the WLAN MBOX FIFO STATUS bits) in WLAN MBOX FIFO[n].

ATH:018100h..01810Ch - WLAN_MBOX_RXFIFO_POP[0..3]

```
DATA ... uh 4x1bit ? for MB0X0..3?
0
1-31
```

Probably similar as above, but for opposite direction (ie. allowing to read data that was "sent-to-the-host"; normally such data should be read by the host, so one would use this feature only if one wants to screw up the normal transfer flow).

```
ATH:018014h - WLAN MBOX DMA POLICY
       RX ORDER
       RX QUANTUM
 1
       TX ORDER
 3
       TX QUANTUM
 4-31
ATH:018018h - WLAN MBOX0 DMA RX DESCRIPTOR BASE
ATH:018020h - WLAN MBOX0 DMA TX DESCRIPTOR BASE
ATH:018028h - WLAN MBOX1 DMA RX DESCRIPTOR BASE
ATH:018030h - WLAN MBOX1 DMA TX DESCRIPTOR BASE
ATH:018038h - WLAN MBOX2 DMA RX DESCRIPTOR BASE
ATH:018040h - WLAN MBOX2 DMA TX DESCRIPTOR BASE
ATH:018048h - WLAN MBOX3 DMA RX DESCRIPTOR BASE
ATH:018050h - WLAN MBOX3 DMA TX DESCRIPTOR BASE
ATH:018114h - WLAN GMBOX0 DMA RX DESCRIPTOR BASE - hw4/hw6 only
ATH:01811Ch - WLAN GMBOX0 DMA TX DESCRIPTOR BASE - hw4/hw6 only
 0-1
 2-27 ADDRESS
 28-31 -
ATH:01801Ch - WLAN MBOX0 DMA RX CONTROL
ATH:018024h - WLAN MBOX0 DMA TX CONTROL
ATH:01802Ch - WLAN MBOX1 DMA RX CONTROL
ATH:018034h - WLAN MBOX1 DMA TX CONTROL
ATH:01803Ch - WLAN MBOX2 DMA RX CONTROL
ATH:018044h - WLAN MBOX2 DMA TX CONTROL
ATH:01804Ch - WLAN MBOX3 DMA RX CONTROL
ATH:018054h - WLAN MBOX3 DMA TX CONTROL
ATH:018118h - WLAN GMBOX0 DMA RX CONTROL - hw4/hw6 only
ATH:018120h - WLAN GMBOX0 DMA TX CONTROL - hw4/hw6 only
 0
       ST0P
 1
       START
       RESUME
 3-31
                             Status
```

```
ATH:018010h - WLAN MBOX FIFO STATUS
 0-11
 12-15 FULL flags for MBOX 0..3
 16-19 EMPTY flags for MBOX 0..3
 20-31 -
ATH:018058h - WLAN MBOX INT STATUS
ATH:01805Ch - WLAN MBOX INT ENABLE
 0-7
        H0ST
                     Interrupt 0..7 from Host :SDIO 1:00472h.bit0..7
 8-11
        RX NOT FULL
                     MBOX0..3 RX FIFO Not Full
 12-15 TX NOT EMPTY MBOX0...3 TX FIFO Not Empty
        RX_UNDERFLOW    MBOX RX Underflow (tried to read from empty fifo)
 16
                     MBOX TX Overflow (tried to write to full fifo)
 17
        TX OVERFLOW
 18
        hw6: FRAME DONE
                                               ;\hw6.0 only
 19
        hw6: NO RX MBOX DATA AVA
 20-23 TX DMA COMPLETE
                          MBOX0..3 TX DMA Complete
 24-27 TX DMA EOM COMPLETE MBOX0..3 TX DMA Complete .. End of message?
 28-31 RX DMA COMPLETE
                          MBOX0..3 RX DMA Complete
ATH:018124h - WLAN GMBOX INT STATUS - hw4/hw6 only
ATH:018128h - WLAN GMBOX INT ENABLE - hw4/hw6 only
        RX NOT FULL
 1
        TX NOT EMPTY
        TX DMA COMPLETE
       TX DMA EOM COMPLETE
        RX DMA COMPLETE
        RX UNDERFLOW
        TX OVERFLOW
 7-31 -
                    SDIO Handshake
ATH:018060h - WLAN INT HOST
 0-7
        VECTOR Interrupt 0..7 to Host :SDIO 1:00401h.bit0..7
 8-31
ATH:018080h..01809Ch - WLAN LOCAL COUNT[0..7]
ATH:0180A0h..0180BCh - WLAN COUNT INC[0..7]
       VALUE (credit counter)
 0 - 7
                                                   ;SDI0 1:00420h..00427h
 8-31
```

```
ATH:0180C0h..0180DCh - WLAN LOCAL SCRATCH[0..7]
       VALUE (scratch)
 0 - 7
                                                   ;SDI0 1:00460h..00467h
 8-31
ATH:0180E0h - WLAN USE LOCAL BUS
                 ;whatever, maybe PCI bus related (non-SDIO) ?
        PIN INIT
 1-31
ATH:0180E4h - WLAN SDIO CONFIG
        CCCR IOR1 ;SDIO Func I/O Ready bit1 ? ;SDIO 0:00002h.bit1
 1-31
ATH:01A000h..01BFFCh - WLAN HOST IF WINDOW[0..2047]
        DATA
 0-7
                                                   :SDIO 1:00000h..007FFh
 8-31
Allows to access the SDIO Host registers via Internal registers, should be done only for testing purposes.
                                 Misc
ATH:0180E8h - WLAN MBOX DEBUG
 0-2
        SEL
 3-31
ATH:0180ECh - WLAN MBOX FIFO RESET
        INIT
 1-31
ATH:018110h - WLAN SDIO DEBUG
 0 - 3
        SEL
 4-31
ATH:01812Ch - STE MODE - hw6.0 only
 0
        SEL
 1-2
        PHA POL
        SEL 16BIT
 4
        SWAP
        RST
        SPI_CTRL_EN
```

DSi Atheros Wifi - Internal I/O - 01C000h - Analog Intf (hw2)

```
ATH:01C000h - SYNTH_SYNTH1 ;aka - PHY ANALOG SYNTH1
        MONITOR SYNTHLOCKVCOK
  1
        MONITOR VC2LOW
  2
        MONITOR VC2HIGH
        MONITOR FB DIV2
        MONITOR REF
        MONITOR FB
         PWUP LOBUF5G PD
  7
         PWUP LOMIX PD
         PWUP LODIV PD
         PWUP VCOBUF PD
        SEL VCMONABUS
         CON IVCOBUF
  13
  14
         CON IVCOREG
         CON VDDVCOREG
  15
         SPARE PWD
  16
  17
         SLIDINGIF
        VCOREGBIAS
  18-19
 20-21
        VCOREGLEVEL
  22
         VCOREGBYPASS
         PWD LOBUF5G
  23
         FORCE LO ON
  24
         PWD LOMIX
  25
         PWD_LODIV
  26
  27
         PWD PRESC
         PWD VC0
  28
  29
         PWD VCMON
         PWD CP
  30
         PWD BIAS
  31
ATH:01C004h - SYNTH SYNTH2 ;aka - PHY ANALOG SYNTH2 (one part)
  0-2
         SPARE BITS
  3-4
        LOOP CS
  5-9
        LOOP RS
  10-14 LOOP CP
        LOOP 3RD ORDER R
  15-19
  20-22 VC LOW REF
        VC MID REF
  23-25
  26-28 VC HI REF
  29-31 VC CAL REF
```

ATH:01C008h - SYNTH SYNTH3 ;aka - PHY ANALOG SYNTH3 0-5 WAIT VC CHECK 6-11 WAIT CAL LIN 12-17 WAIT CAL BIN WAIT PWRUP 18-23 24-29 WAIT SHORTR PWRUP 30 SEL CLK DIV2 DIS CLK XTAL 31 ATH:01C00Ch - SYNTH SYNTH4; aka - PHY ANALOG SYNTH4 FORCE SHIFTREG LONGSHIFTSEL 1 SPARE MISC 2-3 SEL CLKXTAL EDGE PSCOUNT FBSEL 5 SDM DITHER 6-7 8 SDM MODE SDM DISABLE 10 RESET PRESC 11-12 PRESCSEL PFD DISABLE 13 PFDDELAY 14 15-16 REFDIVSEL **VCOCAPPULLUP** 17 VCOCAP OVR 18-25 FORCE VCOCAP 26 27 FORCE PINVC 28 SHORTR UNTIL LOCKED 29 ALWAYS SHORTR 30 DIS LOSTVC 31 DIS LIN CAPSEARCH ATH:01C010h - SYNTH SYNTH5; aka - PHY ANALOG SYNTH2 (other part) 0-1 **SPARE** 2-3 LOBUF5GTUNE OVR FORCE LOBUF5GTUNE CAPRANGE3 5-8 9-12 CAPRANGE2 13-16 CAPRANGE1 17-20 L00PLEAKCUR 21 **CPLOWLK** 22 CPSTEERING EN

23-24 CPBIAS

```
25-27 SLOPE IP
 28-31 LOOP IPO
ATH:01C014h - SYNTH SYNTH6
        SPARE BIAS
 0-2
 3-4
        VC0BUFBIAS
        ICVC0
 5-7
 8-10 ICSPAREB
 11-13 ICSPAREA
 14-16 ICLOMIX
 17-19 ICLODIV
 20-22 ICPRESC
 23-25 IRSPARE
 26-28 IRVCMON
 29-31 IRCP
ATH:01C018h - SYNTH SYNTH7; aka "PHY ANALOG SYNTH6" (six) on later hw
        SPARE READ
 0-2
 3-4
        LOBUF5GTUNE
 5-8
        LOOP_IP
        VC2L0W
 9
        VC2HIGH
 10
        RESET SDM B
 11
 12
        RESET PSCOUNTERS
        RESET PFD
 13
        RESET RFD
 14
 15
        SHORT R
 16-23 VCO CAP_ST
 24
        PIN VC
        SYNTH LOCK_VC_OK
 25
        CAP SEARCH
 26
 27-30 SYNTH SM STATE
 31
        SYNTH ON
ATH:01C01Ch - SYNTH_SYNTH8 ;aka "PHY_ANALOG_SYNTH7" (seven) on later hw
        FORCE FRACLSB
 0
        CHANFRAC
 1-17
 18-26 CHANSEL
```

Create PDF in your applications with the Pdfcrowd HTML to PDF API

27

30

31

SPARE 28-29 AMODEREFSEL

FRACMODE

LOADSYNTHCHANNEL

ATH:01C020h - RF5G RF5G1

- 0-1 SPARE
- 2 REGLO BYPASS5
- 3 L05C0NTR0L
- 4-6 LO5 ATB SEL
- 7 PDREGL05
- 8 PDL05AGC
- 9 PDQBUF5
- 10 PDL05MIX
- 11 PDL05DIV
- 12-14 TX5 ATB SEL
- 15-17 OB5
- 18-20 DB5
- 21-23 PWDTXPKD
- 24-26 TUNE PADRV5
- 27 PDPAOUT5
- 28 PDPADRV5
- 29 PDTXBUF5
- 30 PDTXMIX5
- 31 PDTXL05

ATH:01C024h - RF5G RF5G2

- 0-1 SPARE
- 2-4 TUNE LO
- 5 ENABLE PCA
- 6-7 LNA5 ATTENMODE
- 8 REGFE BYPASS5
- 9-11 BVGM5
- 12-14 BCSLNA5
- 15-17 BRFVGA5
- 18-20 TUNE RFVGA5
- 21 PDREGFE5
- 22 PDRFVGA5
- 23 PDCSLNA5
- 24 PDVGM5
- 25 PDCM0SL05
- 26-28 RX5_ATB_SEL
- 29-31 AGCLO_B

ATH:01C028h - RF2G RF2G1

- 0-4 SPARE
- 5 SHORTLNA2
- 6 LOCONTROL

- 7 **SELLNA**
- 8-10 RF ATB SEL
- 11-13 FE_ATB_SEL
- 14-16 0B
- 17-19 DB
- 20-22 BLNA2
- 23-25 **BLNA1BUF**
- 26-28 BLNA1F
- 29-31 BLNA1

ATH:01C02Ch - RF2G_RF2G2

- SPARE 0-16
- 17 **ENABLE PCB**
- 18 REGLO BYPASS
- 19 REGLNA BYPASS
- 20 $PDTXMI\overline{X}$
- 21 PDTXL0
- 22 PDRXL0
- 23 **PDRFGM**
- 24 PDREGL0
- 25 **PDREGLNA**
- 26 **PDPAOUT**
- 27 **PDPADRV**
- 28 PDDIV
- 29
- **PDCSLNA** 30 **PDCGLNABUF**
- 31 **PDCGLNA**

ATH:01C030h - TOP GAIN

- 0 SPARE
- 1-2 RX6DBHIQGAIN
- 3-5 RX1DBL0QGAIN
- 6-7 RX6DBL0QGAIN
- 8-10 **RFGMGN**
- 11-12 RFVGA5GAIN
- 13-16 LNAGAIN
- LNAON 17
- 18-20 PAOUT2GN
- 21-23 **PADRVGN**
- 24 PABUF5GN
- 25-26 TXV2IGAIN
- 27-29 TX1DBL0QGAIN
- 30-31 TX6DBL0QGAIN

ATH:01C034h - TOP TOP

- 0 FORCE_XPAON
- 1 INT2GND
- 2 PAD2GND
- 3 INTH2PAD
- 4 INT2PAD
- 5-7 REVID
- 8-9 DATAOUTSEL
- 10 PDBIAS
- 11 SYNTHON FORCE
- 12 SCLKEN FORCE
- 13 OSCON
- 14 PWDCLKIN
- 15 LOCALXTAL
- 16 PWDDAC
- 17 PWDADC
- 18 PWDPLL
- 19 LOCALADDAC
- 20 CALTX
- 21 PAON
- 22 TX0N
- 23 RXON
- 24 SYNTHON
- 25 BMODE
- 26 CAL RESIDUE
- 27 CALDC
- 28 CALFC
- 29 LOCALMODE
- 30 LOCALRXGAIN
- 31 LOCALTXGAIN

ATH:01C038h - BIAS BIAS SEL

- 0 PWD ICLD025
- 1-3 PWD ICTXPC25
- 4-6 PWD ICTSENS25
- 7-9 PWD ICXTAL25
- 10-12 PWD ICCOMPBIAS25
- 13 PWD_ICCPLL25
- 14 PWD ICREFOPAMPBIAS25
- 15 PWD IRREFMASTERBIAS12P5
- 16 PWD IRDACREGREF12P5
- 17-19 PWD ICREFBUFBIAS12P5
- 20 SPARE

- 21-24 SEL_SPARE 25-30 SEL_BIAS 31 PADON
- ATH:01C03Ch BIAS_BIAS1
 - 0-1 SPARE
 - 2-4 PWD IC5GMIXQ25
 - 5-7 PWD IC5GQB25
 - 8-10 PWD IC5GTXBUF25
 - 11-13 PWD IC5GTXPA25
 - 14 PWD IC5GRXRF25
 - 15 PWD ICDETECTORA25
 - 16 PWD ICDETECTORB25
 - 17-19 PWD IC2GLNAREG25
 - 20-22 PWD IC2GL0REG25
 - 23-25 PWD IC2GRFFE25
 - 26-28 PWD IC2GVGM25
 - 29-31 PWD_ICDAC2BB25

ATH:01C040h - BIAS BIAS2

- 0-2 PWD IR5GRFVREF2525
- 3-5 PWD IR2GLNAREG25
- 6-8 PWD IR2GLOREG25
- 9-11 PWD IR2GTXMIX25
- 12 PWD_IRLD025
- 13-15 PWD IRTXPC25
- 16-18 PWD IRTSENS25
- 19-21 PWD IRXTAL25
- 22 PWD IRPLL25
- 23-25 PWD IC5GLOREG25
- 26-28 PWD IC5GDIV25
- 29-31 PWD_IC5GMIXI25
- ATH:01C044h BIAS BIAS3
 - 0 SPARE
 - 1-3 PWD ICDACREG12P5
 - 4-6 PWD IR25SPARE2
 - 7-9 PWD IR25SPARE1
 - 10-12 PWD IC25SPARE2
 - 13-15 PWD_IC25SPARE1
 - 16 PWD IRBB50
 - 17 PWD IRSYNTH50
 - 18-20 PWD IC2GDIV50
 - PWD_ICBB50

- 22 PWD_ICSYNTH50 23-25 PWD_ICDAC50 26-28 PWD_IR5GAGC25 29-31 PWD_IR5GTXMIX25
- ATH:01C048h TXPC TXPC
 - 0-1 ATBSEL
 - 2 SELCOUNT
 - 3-4 SELINIT
 - 5 ON1STSYNTHON
 - 6-13 N
 - 14-15 TSMODE
 - 16 SELCMOUT
 - 17 SELMODREF
 - 18 CLKDELAY
 - 19 NEGOUT
 - 20 CURHALF
 - 21 TESTPWDPC
 - 22-27 TESTDAC
 - 28-29 TESTGAIN
 - 30 TEST
 - 31 SELINTPD

ATH:01C04Ch - TXPC MISC

- 0-5 SPARE
- 6-7 XTALDIV
- 8-17 DECOUT
- 18-20 SPARE A
- 21 SELTSN
- 22 SELTSP
- 23 LOCALBIAS2X
- 24 LOCALBIAS
- 25 PWDXINPAD
- 26 PWDCLKIND
- 27 NOTCXODET
- 28 LDO TEST MODE
- 29-30 LEVEL
- 31 FLIPBMODE

ATH:01C050h - RXTXBB RXTXBB1

- 0 PDHIQ
- 1 PDL0Q
- 2 PD0FFSETI2V
- 3 PDOFFSETHIQ

- 4 PD0FFSETL0Q
- 5 PDRXTXBB
- 6 PDI2V
- 7 PDV2I
- 8 PDDACINTERFACE
- 6-16 SEL ATB
- 17-18 FNOTCH
- 19-31 SPARE

ATH:01C054h - RXTXBB RXTXBB2

- 0 PATH OVERRIDE
- 1 PATHILOQ EN
- 2 PATH2L0Q EN
- 3 PATH3L0Q EN
- 4 PATH1HIQ EN
- 5 PATH2HIQ EN
- 6 FILTERDOÜBLEBW
- 7 LOCALFILTERTUNING
- 8-12 FILTERFC
- 13-14 CMSEL
- 15 SEL I2V TEST
- 16 SEL HIO TEST
- 17 SEL_LOQ_TEST
- 18 SEL DAC TEST
- 19 SELBUFFER
- 20 SHORTBUFFER
- 21-22 SPARE
- 23-25 IBN 37P5 OSI2V CTRL
- 26-28 IBN 37P5 OSLO CTRL
- 29-31 IBN_37P5_0SHI_CTRL

ATH:01C058h - RXTXBB RXTXBB3

- 0-2 IBN 100U TEST CTRL
- 3-5 IBRN 12P5 CM CTRL
- 6-8 IBN 25U LO2 CTRL
- 9-11 IBN 25U L01 CTRL
- 12-14 IBN 25U HI2 CTRL
- 15-17 IBN 25U HI1 CTRL
- 18-20 IBN 25U I2V CTRL
- 21-23 IBN 25U BKV2I CTRL
- 24-26 IBN 25U CM BUFAMP CTRL
- 27-31 SPARE

ATH:01C05Ch - RXTXBB RXTXBB4

```
0-4
        OFSTCORRI2VQ
 5-9
        OFSTCORRI2VI
 10-14 OFSTCORRLOQ
 15-19 OFSTCORRLOI
 20-24
        OFSTCORRHIQ
 25-29
        OFSTCORRHII
 30
        LOCALOFFSET
 31
        SPARE
ATH:01C060h - ADDAC ADDAC1 ;aka "A/D and D/A Converter"
 0-5
        SPARE
 6
        DISABLE DAC REG
 7-8
        CM SEL
        INV CLK160 ADC
        SELMANPWDS
 10
 11
        FORCEMSBLOW
 12
        PWDDAC
 13
        PWDADC
 14
        PWDPLL
 15-22 PLL FILTER
 23-25
        PLL ICP
 26-27 PLL ATB
 28-30 PLL SCLAMP
 31
        PLL_SVREG
ATH:01C080h - SW OVERRIDE
 0
        ENABLE
        SUPDATE DELAY
 1
ATH:01C084h - SIN VAL
        SIN
 0
ATH:01C088h - SW SCLK
 0
        SW_SCLK
ATH:01C08Ch - SW CNTL
 0
        SW SOUT
```

DSi Atheros Wifi - Internal I/O - 01C000h - Analog Intf (hw4/hw6)

Create PDF in your applications with the Pdfcrowd HTML to PDF API

SW SUPDATE

SW SCAPTURE

1

```
These registers are same in hw4/hw6, except for some small differences:
 0001C050h one new bit in hw6.0
 0001C148h several new bits in hw6.0
 0001C740h added/removed/renumbered bits in hw6.0
 0001C744h two changed/renamed bits in hw6.0
ATH:01C000h - PHY ANALOG RXRF BIAS1
 0
        SPARE
        PWD IR25SPARE
 1-3
        PWD IR25L018
 4-6
        PWD IC25L036
 7-9
 10-12 PWD IC25MXR2 5GH
 13-15 PWD IC25MXR5GH
 16-18 PWD IC25VGA5G
 19-21 PWD IC75LNA5G
 22-24 PWD IR25L024
 25-27 PWD IC25MXR2GH
 28-30 PWD IC75LNA2G
        PWD_BIAS
 31
ATH:01C004h - PHY ANALOG RXRF BIAS2
        SPARE
 1-3
        PKEN
        VCMVALUE
 4-6
        PWD VCMBUF
        PWD IR25SPAREH
 8-10
 11-13
        PWD IR25SPARE
 14-16 PWD IC25LNABUF
 17-19 PWD IR25AGCH
 20-22 PWD IR25AGC
 23-25 PWD IC25AGC
 26-28 PWD IC25VCMBUF
 29-31 PWD IR25VCM
ATH:01C008h - PHY ANALOG RXRF GAINSTAGES
 0
        SPARE
 1
        LNAON CALDC
 2-3
        VGA5G CAP
        LNA5G CAP
        LNA5G SHORTINP
 6
 7
        PWD LOSG
```

PWD VGA5G

9 PWD MXR5G 10 PWD LNA5G 11-12 LNAZG CAP 13 LNA2G SHORTINP 14 LNA2G LP 15 PWD $L\overline{0}2G$ PWD MXR2G 16 17 PWD LNA2G 18-19 MXR5G GAIN OVR 20-22 VGA5G GAIN OVR 23-25 LNA5G GAIN OVR 26-27 MXR2G GAIN OVR LNA2G GAIN OVR 28-30 RX OVERRIDE 31 ATH:01C00Ch - PHY ANALOG RXRF AGC RF5G ON DURING CALPA 0 1 RF2G_ON_DURING_CALPA 2 AGC OUT 3 LNABUFGAIN2X 4 LNABUF_PWD_OVR PWD LNABUF 5 6-8 AGC FALL CTRL 9-14 AGC5G CALDAC OVR AGC5G DBDAC OVR 15-18 AGC2G CALDAC OVR 19-24 AGC2G DBDAC OVR 25-28 29 AGC CAL OVR AGC ON OVR 30 31 AGC OVERRIDE

ATH:01C040h - PHY ANALOG TXRF1

- 0 PDL0BUF5G PDL0DIV5G 1 LOBUF5GFORCED 3 LODIV5GFORCED PADRV2GN5G 4-7 8-11 PADRV3GN5G 12-15 PADRV4GN5G 16 LOCALTXGAIN5G 17 PD0UT2G
- 18 PDDR2G 19 PDMXR2G 20 PDL0BUF2G

(R)

- 21 PDLODIV2G
- 22 LOBUF2GFORCED
- 23 LODIV2GFORCED
- 24-30 PADRVGN2G
- 31 LOCALTXGAIN2G

ATH:01C044h - PHY ANALOG TXRF2

- 0-2 D3B5G
- 3-5 D4B5G
- 6-8 0CAS2G
- 9-11 DCAS2G
- 12-14 OB2G PALOFF
- 15-17 OB2G QAM
- 18-20 OB2G PSK
- 21-23 OB2G CCK
- 24-26 DB2G
- 27-30 PD0UT5G
- 31 PDMXR5G

ATH:01C048h - PHY ANALOG TXRF3

- 0-1 FILTR2G
- 2 PWDFB2 2G
- 3 PWDFB1 2G
- 4 PDFB2G
- 5-6 RDIV5G
- 7-9 CAPDIV5G
- 10 PDPREDIST5G
- 11-12 RDIV2G
- 13 PDPREDIST2G
- 14-16 OCAS5G
- 17-19 D2CAS5G
- 20-22 D3CAS5G
- 23-25 D4CAS5G
- 26-28 OB5G
- 29-31 D2B5G

ATH:01C04Ch - PHY ANALOG TXRF4

- 0-1 PK1B2G_CCK
- 2-4 MIOB2G QAM
- 5-7 MIOB2G PSK
- 8-10 MIOB2G_CCK
- 11-13 COMP2G_QAM
- 14-16 COMP2G_PSK
- 17-19 COMP2G_CCK

- 20-22 AMP2B2G QAM 23-25 AMP2B2G PSK
- 26-28 AMP2B2G_CCK
- 29-31 AMP2CAS $\overline{2}$ G

ATH:01C050h - PHY_ANALOG_TXRF5

- hw4: SPARE5
 - hw6: TXMODPALONLY ;-hw6.0 only
- PAL LOCKED

(R)

FBHI2G 3 FBL02G (R) (R)

- 4 NOPALGAIN2G
- ENPACAL2G
- 6-12 **OFFSET2G**
- 13 **ENOFFSETCAL2G**
- 14-16 REFHI2G
- 17-19 REFL02G
- 20-21 PALCLAMP2G
- 22-23 PK2B2G_QAM
- 24-25 PK2B2G PSK
- 26-27 PK2B2G CCK
- 28-29 PK1B2G QAM
- 30-31 PK1B2G PSK

ATH:01C054h - PHY ANALOG TXRF6

- 0 PALCLKGATE2G
- 1-8 PALFLUCTCOUNT2G
- 9-10 PALFLUCTGAIN2G
- 11 PALNOFLUCT2G
- 12-14 GAINSTEP2G
- 15 USE GAIN DELTA2G
- 16-19 CAPDIV IZG
- 20-23 PADRVGN INDEX I2G
- 24-26 VCMONDELAY2G
- 27-30 CAPDIV2G
- 31 CAPDIV2GOVR

ATH:01C058h - PHY ANALOG TXRF7; PADRVGNTAB 0..4

- 0-1 SPARE7
- 2-7 PADRVGNTAB 4
- 8-13 PADRVGNTAB 3
- 14-19 PADRVGNTAB 2
- 20-25 PADRVGNTAB 1
- 26-31 PADRVGNTAB 0

ATH:01C05Ch - PHY ANALOG TXRF8; PADRVGNTAB 5..9 0-1 SPARE8 2-7 PADRVGNTAB 9 8-13 PADRVGNTAB 8 PADRVGNTAB 7 14-19 20-25 PADRVGNTAB 6 26-31 PADRVGNTAB 5 ATH:01C060h - PHY ANALOG TXRF9; PADRVGNTAB 10..14 0-1 SPARE9 PADRVGNTAB 14 2-7 8-13 PADRVGNTAB 13 14-19 PADRVGNTAB 12 20-25 PADRVGNTAB 11 26-31 PADRVGNTAB 10 ATH:01C064h - PHY ANALOG TXRF10 0-2 SPARE10 3 PDOUT5G 3CALTX 4-6 D3B5GCALTX 7-9 D4B5GCALTX 10-16 PADRVGN2GCALTX 17-19 DB2GCALTX 20 **CALTXSHIFT CALTXSHIFTOVR** 21 22-27 PADRVGN2G_SMOUT (R) 28-31 PADRVGN_INDEX2G_SMOUT (R) ATH:01C068h - PHY_ANALOG_TXRF11 0-1 SPARE11 2-4 PWD IR25MIXDIV5G PWD IR25PA2G 5-7 PWD IR25MIXBIAS2G 8-10 11-13 PWD IR25MIXDIV2G 14-16 PWD ICSPARE 17-19 PWD IC25TEMPSEN 20-22 PWD IC25PA5G2 23-25 PWD IC25PA5G1 26-28 PWD IC25MIXBUF5G 29-31 PWD IC25PA2G

ATH:01C06Ch - PHY_ANALOG_TXRF12

- (R) 0-7 SPARE12 2 8-9 SPARE12 1 10-13 ATBSEL5G 14-16 ATBSEL2G 17-19 PWD IRSPARE 20-22 PWD_IR25TEMPSEN 23-25 PWD IR25PA5G2 PWD IR25PA5G1 26-28 29-31 PWD IR25MIXBIAS5G ATH:01C080h - PHY_ANALOG_SYNTH1 0-2 SEL VCMONABUS 3-5 SEL_VCOABUS
- - MONITOR SYNTHLOCKVCOK 6
 - 7 MONITOR VC2LOW
 - 8 MONITOR VC2HIGH
 - 9 MONITOR FB DIV2
 - 10 MONITOR REF
 - 11 MONITOR FB
 - 12 SEVENBITVCOCAP
 - 13-15 PWUP_PD
 - PWD VCOBUF 16
 - VCOBUFGAIN 17 - 18
 - 19-20 **VCOREGLEVEL**
 - **VCOREGBYPASS** 21
 - 22 PWUP LOREF
 - 23 PWD LOMIX

 - PWD_LODIV 24
 - 25 PWD LOBUF5G
 - PWD LOBUF2G 26
 - PWD PRESC 27
 - 28 PWD_VC0
 - 29 PWD_VCMON
 - 30 PWD_CP

 - 31 PWD BIAS

ATH:01C084h - PHY ANALOG SYNTH2

- 0-3 CAPRANGE3
- 4-7 CAPRANGE2
- 8-11 CAPRANGE1
- LOOPLEAKCUR INTN 12-15
- 16 CPLOWLK INTN
- CPSTEERING EN INTN 17
- 18-19 CPBIAS_INTN

- 20-22 VC LOW REF
- 23-25 VC MID REF
- 26-28 VC HI REF
- 29-31 VC CAL REF

ATH:01C088h - PHY_ANALOG_SYNTH3

- 0-5 WAIT VC CHECK
- 6-11 WAIT CAL LIN
- 12-17 WAIT CAL BIN
- 18-23 WAIT PWRUP
- 24-29 WAIT SHORTR PWRUP
- 30 SEL CLK DIV2
- 31 DIS CLK XTAL

ATH:01C08Ch - PHY ANALOG SYNTH4

- 0 PS SINGLE PULSE
- 1 LONGSHIFTSEL
- 2-3 LOBUF5GTUNE OVR
- 4 FORCE LOBUF5GTUNE
- 5 PSCOUNT FBSEL
- 6-7 SDM DITHER1
- 8 SDM MODE
- 2011_110DL
- 9 SDM_DISABLE
- 10 RESET_PRESC
- 11-12 PRESCSEL
- 13 PFD DISABLE
- 14 PFDDELAY FRACN
- 15 FORCE LO ON
- 16 CLKXTAL EDGE SEL
- 17 VCOCAPPULLUP
- 18-25 VCOCAP OVR
- 26 FORCE VCOCAP
- 27 FORCE PINVC
- 28 SHORTR_UNTIL_LOCKED
- 29 ALWAYS_SHORTR
- 30 DIS LOSTVC
- 31 DIS_LIN_CAPSEARCH

ATH:01C090h - PHY ANALOG SYNTH5

- 0-1 VCOBIAS
- 2-4 PWDB_ICLOBUF5G50
- 5-7 PWDB_ICLOBUF2G50
- 8-10 PWDB_ICVC025
- 11-13 PWDB_ICVCOREG25

14	PWDB IRVCOREG50
15-17	PWDB_ICLOMIX
18-20	PWDB_ICLODIV50
21-23	PWDB_ICPRESC50
24-26	PWDB_IRVCMON25
27-29	PWDB_IRPFDCP
30-31	SDM_DITHER2

ATH:01C094h - PHY_ANALOG_SYNTH6

0 - 1	LOBUF5GTUNE	(R)
2-8	LOOP IP	(R)
9	VC2L 0 W	(R)
10	VC2HIGH	(R)
11	RESET_SDM_B	(R)
12	RESET_PSCOUNTERS	(R)
13	RESET_PFD	(R)
14	RESET_RFD	(R)
15	SH0RT_R	(R)
16-23	VCO CAP ST	(R)
24	PIN VC	(R)
25	SYNTH LOCK VC OK	(R)
26	CAP SEARCH	(R)
27-30	SYNTH SM STATE	(R)
31	SYNTH ON	(R)

ATH:01C098h - PHY_ANALOG_SYNTH7 0 OVRCHANDECODER

- FORCE_FRACLSB 1 2-18 CHANFRAC 19-27 CHANSEL 28-29 AMODEREFSEL 30 FRACMODE 31 LOADSYNTHCHANNEL

ATH:01C09Ch - PHY_ANALOG_SYNTH8 CPSTEERING_EN_FRACN 0 1-7 LOOP ICPB 8-11 L00P CSB 12-16 LOOP RSB 17-21 LOOP_CPB

- 22-26 LOOP_3RD_ORDER_RB 27-31 REFDIVB

ATH:01C0A0h - PHY ANALOG SYNTH9

- 0 PFDDELAY INTN
- 1-3 SLOPE_ICPA0
- 4-7 LOOP_ICPA0
- 8-11 LOOP_CSA0
- 12-16 L00P_RSA0
- 17-21 LOOP_CPA0
- 22-26 LOOP 3RD ORDER RA
- 27-31 REFDĪVA

ATH:01C0A4h - PHY_ANALOG_SYNTH10

- 0-1 SPARE10A
- 2-4 PWDB ICLOBIAS50
- 5-7 PWDB IRSPARE25
- 8-10 PWDB ICSPARE25
- 11-13 SLOPE ICPA1
- 14-17 LOOP **TCPA1**
- 18-21 LOOP CSA1
- 22-26 L00P RSA1
- 27-31 LOOP CPA1

ATH:01C0A8h - PHY ANALOG SYNTH11

- 0-4 SPARE11A
- 5 FORCE LOBUF5G ON
- 6-7 LOREFSEL
- 8-9 LOBUF2GTUNE
- 10 CPSTEERING MODE
- 11-13 SLOPE_ICPA2
- 14-17 LOOP_ICPA2
- 18-21 LOOP_CSA2
- 22-26 L00P_RSA2
- 27-31 LOOP CPA2

ATH:01C0ACh - PHY ANALOG SYNTH12

- 0-9 SPARE12A
- 10-13 LOOPLEAKCUR_FRACN
- 14 CPLOWLK FRACN
- 15-16 CPBIAS FRACN
- 17 SYNTHDIGOUTEN
- 18 STRCONT
- 19-22 VREFMUL3
- 23-26 VREFMUL2

27-30 VREFMUL1 31 CLK_DOUBLER_EN

ATH:01C0B0h - PHY ANALOG SYNTH13

0 SPARE13A

1-3 SLOPE ICPA FRACN

4-7 LOOP ICPA FRACN

8-11 LOOP CSA FRACN

12-16 LOOP RSA FRACN

17-21 LOOP CPA FRACN

22-26 LOOP 3RD ORDER RA FRACN

27-31 REFDIVA_FRACN

ATH:01C0B4h - PHY ANALOG SYNTH14

0-1 SPARE14A

2-3 LOBUF5GTUNE 3

4-5 LOBUF2GTUNE 3

6-7 LOBUF5GTUNE 2

8-9 LOBUF2GTUNE 2

10 PWD_L0BUF5G_3

11 PWD_LOBUF2G_3

12 PWD LOBUF5G 2

13 PWD LOBUF2G 2

14-16 PWUPL023 PD

17-19 PWDB ICLOBUF5G50 3

20-22 PWDB ICLOBUF2G50 3

23-25 PWDB ICLOBUF5G50 2

26-28 PWDB ICLOBUF2G50 2

29-31 PWDB_ICLVLSHFT

ATH:01C0C0h - PHY ANALOG BIAS1

0-6 SPARE1

7-9 PWD IC25V2IQ

10-12 PWD IC25V2II

13-15 PWD_IC25BB

16-18 PWD IC25DAC

19-21 PWD IC25FIR

22-24 PWD IC25ADC

25-31 BIAS SEL

ATH:01C0C4h - PHY_ANALOG_BIAS2

0-4 SPARE2

5-7 PWD_IC25XPA

- 8-10 PWD IC25XTAL
- 11-13 PWD IC25TXRF
- 14-16 PWD IC25RXRF
- 17-19 PWD IC25SYNTH
- 20-22 PWD IC25PLLREG
- 23-25
- PWD_IC25PLLCP2
- 26-28 PWD IC25PLLCP
- 29-31 PWD_IC25PLLGM

ATH:01C0C8h - PHY ANALOG BIAS3

- SPARE3 0-1
- 2-4 PWD IR25SAR
- 5-7 PWD IR25TXRF
- 8-10 PWD IR25RXRF
- 11-13 PWD IR25SYNTH
- 14-16 PWD IR25PLLREG
- 17-19 PWD IR25BB
- 20-22 PWD_IR50DAC
- 23-25 PWD_IR25DAC
- 26-28 PWD IR25FIR
- 29-31 PWD_IR50ADC

ATH:01C0CCh - PHY ANALOG BIAS4

- SPARE4 0-10
- 11-13 PWD_IR25SPARED
- 14-16 PWD_IR25SPAREC
- 17-19 PWD IR25SPAREB
- 20-22 PWD IR25XPA
- PWD IC25SPAREC 23-25
- 26-28 PWD IC25SPAREB
- 29-31 PWD IC25SPAREA

ATH:01C100h - PHY ANALOG RXTX1

- SCFIR GAIN 0
- 1 MANRXGAIN
- 2-5 AGC DBDAC
- 6 OVR AGC DBDAC
- **ENABLE PAL**
- ENABLE PAL OVR
- 9-11 TX1DB BIQUAD
- TX6DB BIQUAD 12-13
- 14 PADRVHALFGN2G
- 15-18 PADRV2GN
- 19-22 PADRV3GN5G

- 23-26 PADRV4GN5G 27-30 TXBB_GC 31 MANTXGAIN
- ATH:01C104h PHY ANALOG RXTX2
 - 0 BMODE
 - 1 BMODE OVR
 - 2 SYNTHON
 - 3 SYNTHON OVR
 - 4-5 BW ST
 - 6 BW ST OVR
 - 7 $TX\overline{O}N$
 - 8 TXON OVR
 - 9 PAON
 - 10 PAON OVR
 - 11 RXON
 - 12 RXON OVR
 - $13 \qquad AGCO\overline{N}$
 - 14 AGCON OVR
 - 15-17 TXMOD
 - 18 TXMOD OVR
 - 19-21 RX1DB BIQUAD
 - 22-23 RX6DB BIQUAD
 - 24-25 MXRGAĪN
 - 26-28 VGAGAIN
 - 29-31 LNAGAIN

ATH:01C108h - PHY ANALOG RXTX3

- 0-2 SPARE3
- 3 SPURON
- 4 PAL_LOCKEDEN
- 5 DACFULLSCALE
- 6 ADCSHORT
- 7 DACPWD
- 8 DACPWD_OVR
- 9 ADCPWD
- 10 ADCPWD_OVR
- 11-16 AGC_CALDAC
- 17 AGC_CAL
- 18 AGC_CAL_OVR 19 LOFORCEDON
- 20 CALRESIDUE
- 21 CALRESIDUE_OVR
- 22 CALFC

- 23 CALFC OVR
- 24 CALTX
- 25 CALTX OVR
- 26 CALTXSHIFT
- 27 CALTXSHIFT OVR
- 28 CALPA
- 29 CALPA OVR
- 30 TURBOADC
- 31 TURBOADC OVR

ATH:01C140h - PHY_ANALOG_BB1

- 0 I2V CURR2X
- 1 ENABLE LOQ
- 2 FORCE $\overline{L}0Q$
- 3 ENABLE NOTCH
- 4 FORCE \overline{N} OTCH
- 5 ENABLE BIQUAD
- 6 FORCE BIQUAD
- 7 ENABLE_OSDAC
- 8 FORCE_OSDAC
- 9 ENABLĒ_V2I
- 10 FORCE V2I
- 11 ENABLE I2V
- 12 FORCE $\overline{1}2V$
- 13-15 CMSEL
- 16-17 ATBSEL
- 18 PD_OSDAC_CALTX_CALPA
- 19-23 OFSTCORRI2VQ
- 24-28 OFSTCORRI2VI
- 29 LOCALOFFSET
- 30-31 RANGE_OSDAC

ATH:01C144h - PHY_ANALOG_BB2

- 0-3 SPARE
- 4-7 MXR_HIGHGAINMASK
- 8-9 SEL_TEST
- 10-14 RCFILTER_CAP
- 15 OVERRIDE_RCFILTER_CAP
- 16-19 FNOTCH
- 20 OVERRIDE FNOTCH
- 21-25 FILTERFC
- 26 OVERRIDE_FILTERFC
- 27 I2V2RX0UT_EN
- 28 BQ2RXOUT_EN

```
29
        RXIN2I2V EN
 30
        RXIN2BQ EN
 31
        SWITCH_OVERRIDE
ATH:01C148h - PHY ANALOG BB3
 0-7
         SPARE
 8-15
        hw4: SPARE
        hw6: SEL_OFST_READBK
hw6: OVERRIDE_RXONLY_FILTERFC
 8-9
                                       ; hw6.0 only
 10
 11-15 hw6: RXONLY FILTERFC
                                        ;/
 16-20 FILTERFC
                                        (R)
 21-25 OFSTCORRI2VQ
                                        (R)
 26-30 OFSTCORRI2VI
                                        (R)
 31
        EN TXBBCONSTCUR
ATH:01C280h - PHY ANALOG PLLCLKMODA
 0
         PWD PLLSDM
        PWDPLL
 1
 2-16
        PLLFRAC
 17-20 REFDIV
 21-30
        DIV
 31
        LOCAL_PLL
ATH:01C284h - PHY ANALOG PLLCLKMODA2
        SPARE
 0-3
        DACPWD
 4
 5
         ADCPWD
        LOCAL ADDAC
 7-8
        DAC CLK SEL
        ADC CLK SEL
 9-12
 13
        LOCAL CLKMODA
 14
         PLLBYPASS
 15
        LOCAL PLLBYPASS
 16-17 PLLATB
        PLL SVREG
 18
 19
        HI FREQ EN
        RST WARM INT L
 20
 21
        RST_WARM_OVR
 22-23 PLL KVC0
 24-26 PLLICP
 27-31 PLLFILTER
```

ATH:01C288h - PHY ANALOG TOP

0-2 SPARE **PWDBIAS** 3 4 FLIP XPABIAS $XPA0\overline{N}2$ 5 6 XPAON5 7 XPASHORT2GND 8-11 XPABIASLVL 12 XPABIAS EN 13 ATBSELECT 14 LOCAL XPA 15 XPABIĀS BYPASS TEST PADQ EN 16 17 TEST PADI EN TESTĪQ RSĒL 18 TESTIQ BUFEN 19 20 PAD2GND 21 INTH2PAD 22 INTH2GND 23 INT2PAD 24 INT2GND 25 **PWDPALCLK** 26 INV CLK320 ADC 27 FLIP REFCLK40 28 FLIP PLLCLK320 29 FLIP PLLCLK160 30-31 CLK SEL ATH:01C28Ch - PHY ANALOG THERM 0-2 LOREG LVL 3-5 RFREG LVL SAR ADC DONE (R) 7 - 14 SAR ADC OUT (R) SAR DACTEST CODE 15-22 SAR DACTEST EN 23 24 SAR ADCCAL EN 25-26 THERMSEL SAR SLOW EN 27 28 THERMSTART 29 SAR AUTOPWD EN 30 THERMON

ATH:01C290h - PHY ANALOG XTAL

LOCAL THERM

0-5 SPARE

31

```
6
        XTAL NOTCXODET
 7
        LOCALBIAS2X
 8
        LOCAL XTAL
        XTAL PWDCLKIN
 10
        XTAL OSCON
 11
        XTAL PWDCLKD
        XTAL LOCALBIAS
 12
 13
        XTAL SHRTXIN
 14-15 XTAL DRVSTR
 16-22 XTAL CAPOUTDAC
 23-29 XTAL CAPINDAC
 30
        XTAL BIAS2X
 31
        TCXODET
                                      (R)
ATH:01C380h - PHY ANALOG RBIST CNTRL
        ATE TONEGEN DC ENABLE
 1
        ATE TONEGEN TONEO ENABLE
 2
        ATE TONEGEN TONE1 ENABLE
 3
        ATE TONEGEN LFTONEO ENABLE
        ATE TONEGEN LINRAMP ENABLE I
 5
        ATE TONEGEN LINRAMP ENABLE Q
        ATE TONEGEN PRBS ENABLE I
 7
        ATE TONEGEN PRBS ENABLE Q
 8
        ATE CMAC DC WRITE TO CANCEL
 9
        ATE CMAC DC ENABLE
        ATE CMAC CORR ENABLE
 10
        ATE CMAC POWER ENABLE
 11
 12
        ATE CMAC IQ ENABLE
        ATE CMAC I2Q2 ENABLE
 13
        ATE CMAC POWER HPF ENABLE
 14
        ATE RXDAC CALIBRATE
 15
 16
        ATE RBIST ENABLE
        ATE_ADC_CLK_INVERT
 17
                                      ;-newer revision only
ATH:01C384h - PHY ANALOG TX DC OFFSET
        ATE TONEGEN DC I
 16-26 ATE TONEGEN DC Q
ATH:01C388h - PHY ANALOG TX TONEGEN0
ATH:01C38Ch - PHY ANALOG TX TONEGEN1
ATH:01C390h - PHY ANALOG TX LFTONEGEN0
 0-6
        ATE TONEGEN TONE FREQ
        ATE TONEGEN TONE A EXP
 8-11
```

16-23 ATE_TONEGEN_TONE_A_MAN 24-30 ATE_TONEGEN_TONE_TAU_K

ATH:01C394h - PHY_ANALOG_TX_LINEAR_RAMP_I ATH:01C398h - PHY_ANALOG_TX_LINEAR_RAMP_Q

0-10 ATE_TONEGEN_LINRAMP_INIT

12-21 ATE TONEGEN LINRAMP DWELL

24-29 ATE_TONEGEN_LINRAMP_STEP

ATH:01C39Ch - PHY ANALOG_TX_PRBS_MAG

0-9 ATE TONEGEN PRBS MAGNITUDE I

16-25 ATE_TONEGEN_PRBS_MAGNITUDE_Q

ATH:01C3A0h - PHY ANALOG TX PRBS SEED I

0-30 ATE TONEGEN PRBS SEED

ATH:01C3A4h - PHY_ANALOG_TX_PRBS_SEED_Q

0-30 ATE_TONEGEN_PRBS_SEED

ATH:01C3A8h - PHY ANALOG CMAC DC CANCEL

0-9 ATE CMAC DC CANCEL I

16-25 ATE CMAC DC CANCEL Q

ATH:01C3ACh - PHY ANALOG CMAC DC OFFSET

0-3 ATE CMAC DC CYCLES

ATH:01C3B0h - PHY ANALOG CMAC CORR

0-4 ATE_CMAC_CORR_CYCLES

8-13 ATE CMAC CORR FREQ

ATH:01C3B4h - PHY ANALOG CMAC POWER

0-3 ATE_CMAC_POWER_CYCLES

ATH:01C3B8h - PHY ANALOG CMAC CROSS CORR

0-3 ATE_CMAC_IQ_CYCLES

ATH:01C3BCh - PHY_ANALOG_CMAC_I2Q2

0-3 ATE_CMAC_I2Q2_CYCLES

ATH:01C3C0h - PHY ANALOG CMAC POWER HPF

```
0-3 ATE_CMAC_POWER_HPF_CYCLES
4-7 ATE CMAC_POWER_HPF_WAIT
```

ATH:01C3C4h - PHY ANALOG RXDAC SET1

- 0-1 ATE RXDAC MUX
- 4 ATE RXDAC HI GAIN
- 8-13 ATE RXDAC CAL WAIT
- 16-19 ATE RXDAC CAL MEASURE TIME

ATH:01C3C8h - PHY ANALOG_RXDAC_SET2

- 0-4 ATE RXDAC \overline{I} HI
- 8-12 ATE RXDAC Q HI
- 16-20 ATE RXDAC I LOW
- 24-28 ATE_RXDAC_Q_LOW

ATH:01C3CCh - PHY ANALOG RXDAC LONG SHIFT

- 0-4 ATE RXDAC I STATIC
- 8-12 ATE_RXDAC_Q_STATIC

ATH:01C3D0h - PHY_ANALOG_CMAC_RESULTS_I

0-31 ATE_CMAC_RESULTS

ATH:01C3D4h - PHY_ANALOG_CMAC_RESULTS_Q

0-31 ATE_CMAC_RESULTS

ATH:01C740h - PHY_ANALOG_PMU1

This register differs in hw4/hw6 (in hw6, bits are renumbered, new OVERRIDE bits are added, and the SREG_LVLCTR bit is removed):

nw4	nwo	name	
0-10	0-3	SPARE	; -unused
11	4	OTP V25 PWD	;-0TP V25
12	5	PAREGON MAN	;\PA REG
-	6	PAREGON OVERRIDE EN	;/
13	7	OTPREGON MAN	;\OTP REG
-	8	OTPREGON_OVERRIDE_EN	;/
14	9	DREGON_MAN	;\DREG
-	10	DREGON OVERRIDE EN	;/
15	11	DISCONTMODEEN	;\DISCONT MODE
-	12	SWREGDISCONT_OVERRIDE_EN	;/
16	13	SWREGON_MAN	;\
-	14	SWREGON_OVERRIDE_EN	;
17-18	15-16	SWREG_FREQCUR	;
19-21	17-19	SWREG_FREQCAP	; SW REG

```
SWREGFREQ OVERRIDE EN
 22-23 21-22 SWREG LVLCTR
               SWREGLVL OVERRIDE EN
                                              ;/
               hw4:SREG_LVLCTR
 24-25
                                              ;-SREG ;<---- removed in hw6 (!)
 26-27 24-25 DREG LVLCTR
                                              ;\DREG
         26
               DREGLVL OVERRIDE EN
                                              ;/
               PAREG XPNP
 28
                                              ;\
 29-31 28-30 PAREG LVLCTR
                                              ; PA REG
         31
               PAREGLVL OVERRIDE EN
ATH:01C744h - PHY ANALOG PMU2
 0-7
         SPARE
 8
        VBATT 1 3TOATB
 9
         VBATT 1 2TOATB
        VBATT 2 3TOATB
 10
         PWD BANDGAP MAN
 11
        PWD LFO MAN
 12
 13
        VBATT LT 3P2
        VBATT_LT_2P8
 14
 15
        VBATT GT 4P2
        hw4: PMU MAN OVERRIDE EN
                                                ;\changed/renamed in hw4/hw6
 16
        hw6: PMU XPNP OVERRIDE EN
 16
        VBATT GT LVLCTR
 17-18
 19
        SWREGVSSL2ATB
 20-21 SWREGVSSL LVLCTR
 22
         SWREGVDDH2ATB
 23-24 SWREGVDDH LVLCTR
 25-27
        SWREG2ATB
         OTPREG2ATB
 28
        OTPREG LVLCTR
 29-30
         hw4: DREG LVLCTR MANOVR EN
 31
                                                ;\changed/renamed in hw4/hw6
         hw6: OTPREG LVLCTR MANOVR EN
 31
```

DSi Atheros Wifi - Internal I/O - 020000h - WMAC DMA (hw4/hw6)

ATH:020008h - MAC DMA CR - MAC Control Register

```
0-1 -
2 hw4: Receive enable (RXE) (R) ;\one bit in hw4,
2 hw6: Receive LP enable (RXE_LP) (R) ; two bits in hw6
3 hw6: Receive HP enable (RXE_HP) (R) ;/
```

```
5
        Receive disable (RXD)
 6
        One-shot software interrupt (SWI)
                                             (R)
ATH:02000Ch - MAC DMA RXDP - MAC receive queue descriptor pointer; hw4 only
                                          <----- HW4 ONLY
         Pointer
ATH:020014h - MAC DMA CFG - MAC configuration and status register
        Byteswap TX descriptor words (BE MODE XMIT DESC)
        Byteswap TX data buffer words (BE MODE XMIT DATA)
 1
        Byteswap RX descriptor words (BE MODE RCV DESC)
 2
        Byteswap RX data buffer words (BE MODE RCV DATA)
        Byteswap register access data words (BE MODE MMR)
 4
 5
        AP/adhoc indication (ADHOC) (0=AP, 1=Adhoc)
 8
                                                  (R)
         PHY OK status (PHY OK)
         hw6: EEPROM BUSY
                                                      ;-hw6 only
        Clock gating disable (CLKGATE DIS)
 10
 11
         hw6: HALT REQ
        hw6: HALT ACK
                                                  (R)
 12
 13-16
        hw6: REQ Q FULL THRESHOLD
 17 - 18
                                                         hw6 only
        hw6: MISSING TX INTR FIX ENABLE
 19
        hw6: LEGACY INT MIT MODE ENABLE
 20
        hw6: RESET INT MIT CNTRS
 21
ATH:020018h - MAC DMA RXBUFPTR THRESH; hw6 only
 0-3
        hw6: HP DATA
                                                       ;\hw6 only
 8-14
        hw6: LP DATA
ATH:02001Ch - MAC DMA TXDPPTR THRESH; hw6 only
 0-3
        DATA
                                                       ;-hw6 only
ATH:020020h - MAC DMA MIRT - Maximum rate threshold register
        Threshold (RATE THRESH)
ATH:020024h - MAC DMA IER aka MAC DMA GLOBAL IER - MAC Interrupt enable
 0
        Global interrupt enable (0=Disable, 1=Enable)
ATH:020028h - MAC DMA TIMT 0 - Transmit Interrupt Mitigation Threshold
ATH:02002Ch - MAC DMA RIMT - Receive Interrupt Mitigation Threshold
        Last packet threshold (LAST PKT THRESH)
 16-31 First packet threshold (FIRST PKT THRESH)
```

ATH:020030h - MAC DMA TXCFG - MAC Transmit DMA size config register

In hw4, most bits are left undefined, however, hw4 DOES refer to the register as "MAC tx DMA size config", so one may assume that at least the SIZE value in bit0-2 does exist in hw4, too.

```
hw6: DMA SIZE (maybe as in RXCFG below?)
                                                          ;-hw6 only (???)
  0-2
  3
         Frame trigger level (TRIGLVL)
  4-9
                                                            ;-hw6 only (??)
  10
         hw6: JUMBO EN
         ADHOC BEACON ATIM TX POLICY (hw6name: BCN PAST ATIM DIS)
  11
         hw6: ATIM DEFER DIS
  12
  13
         hw6: RTCI DIS
                                                             hw6 only (?)
  14
  15-16
         hw6: DIS RETRY UNDERRUN
  17
  18
         hw6: DIS CW INC OUIET COLL
         hw6: RTS FAIL EXCESSIVE RETRIES
  19
Blurb...
  MAC DMA FTRIG IMMED = 0 \times 000000000; bytes in PCU TX FIFO before air
                      = 0 \times 00000010 ; default
  MAC DMA FTRIG 64B
  MAC DMA FTRIG 128B = 0 \times 000000020
 MAC DMA FTRIG 192B = 0 \times 00000030
  MAC DMA FTRIG 256B = 0 \times 000000040; 5 bits total
ATH:020034h - MAC DMA RXCFG - MAC rx DMA size config register
         DMA Size (0..7 = 4,8,16,32,64,128,256,512 \text{ bytes})
  0-2
         hw6: ZERO LEN DMA EN
                                                            ;-hw6: two bits?
         hw4: Enable DMA of zero-length frame
                                                           ;-hw4: one bit?
         hw6: JUMBO EN
                                                           ; hw6 only (?)
         hw6: JUMBO WRAP EN
         hw6: SLEEP RX PEND EN
  7
Blurb...
  MAC DMA RXCFG DMASIZE 4B = 0 \times 000000000; DMA size 4 bytes (TXCFG + RXCFG)
  MAC DMA RXCFG DMASIZE 8B = 0 \times 000000001; DMA size 8 bytes
  MAC DMA RXCFG DMASIZE 16B = 0x00000002; DMA size 16 bytes
  MAC DMA RXCFG DMASIZE 32B = 0 \times 000000003; DMA size 32 bytes
  MAC DMA RXCFG DMASIZE 64B = 0 \times 000000004; DMA size 64 bytes
  MAC DMA RXCFG DMASIZE 128B = 0 \times 000000005; DMA size 128 \text{ bytes}
  MAC DMA RXCFG DMASIZE 256B = 0 \times 000000006 ; DMA size 256 bytes
  MAC DMA RXCFG DMASIZE 512B = 0 \times 000000007; DMA size 512 bytes
ATH:020038h - MAC DMA RXJLA (R); hw6 only
                                                        (R) ;-hw6 only
  31-2
         DATA
```

ATH:020040h - MAC DMA MIBC - MAC MIB control register counter overflow warning (WARNING) freeze MIB counters (FREEZE) 1 clear MIB counters (CLEAR) MIB counter strobe, increment all (STROBE) (R) ATH:020044h - MAC DMA TOPS - MAC timeout prescale count 0-15 Timeout prescale (TIMEOUT) ATH:020048h - MAC DMA RXNPTO - MAC no frame received timeout 0-9 No frame received timeout (TIMEOUT) ATH:02004Ch - MAC DMA TXNPTO - MAC no frame trasmitted timeout 0-9 No frame transmitted timeout (TIMEOUT) 10-19 QCU Mask (QCU 0-9) ;QCU's for which frame completions will cause a reset of the no frame xmit'd timeout ATH:020050h - MAC DMA RPGTO - MAC receive frame gap timeout 0-9 Receive frame gap timeout (TIMEOUT) ATH:020054h - MAC DMA RPCNT - MAC receive frame count limit; hw4 only 0-4 Receive frame count limit ;-hw4 only ATH:020058h - MAC DMA MACMISC - MAC miscellaneous control/status register hw6: FORCE PCI EXT 4 ;-hw6 only DMA observation bus mux select (DMA OBS MUXSEL) 5-8 9-11 MISC observation bus mux select (MISC OBS MUXSEL) 12-14 MAC observation bus mux select (lsb) (MISC F2 OBS LOW MUXSEL) 15-17 MAC observation bus mux select (msb) (MISC F2 OBS HIGH MUXSEL) below in hw6 only ATH:02005Ch - MAC DMA INTER; hw6 only REQ. MSI RX SRC 1-2 3-4 MSI TX SRC ATH:020060h - MAC DMA DATABUF; hw6 only

0-11 LEN

```
ATH:020064h - MAC DMA GTT; hw6 only
ATH:02006Ch - MAC DMA CST; hw6 only
 0-15
        COUNT
 16-31 LIMIT
ATH:020068h - MAC DMA GTTM; hw6 only
        USEC STROBE
 0
 1
        IGNORE CHAN IDLE
 2
        RESET ON CHAN IDLE
 3
        CST USEC STROBE
        DISABLE QCU FR ACTIVE GTT
 5
        DISABLE QCU FR ACTIVE BT
ATH:020070h - MAC DMA RXDP SIZE; hw6 only
 0-7
        LP
                                     (R)
 8-12
                                    (R)
       HP
ATH:020074h - MAC DMA RX QUEUE HP RXDP; hw6 only
ATH:020078h - MAC DMA RX QUEUE LP RXDP; hw6 only
 0-31
       ADDR
ATH:0200E0h - MAC DMA DMADBG 0 (R) - hw6 only
ATH:0200E4h - MAC DMA DMADBG 1 (R) - hw6 only
ATH:0200E8h - MAC DMA DMADBG 2 (R) - hw6 only
ATH:0200ECh - MAC DMA DMADBG 3 (R) - hw6 only
ATH:0200F0h - MAC DMA DMADBG 4 (R) - hw6 only
ATH:0200F4h - MAC DMA DMADBG 5 (R) - hw6 only
ATH:0200F8h - MAC DMA DMADBG 6 (R) - hw6 only
ATH:0200FCh - MAC DMA DMADBG 7 (R) - hw6 only
 0-31
       DATA
                                               (R)
                                                   ;-hw6 only
ATH:020100h - MAC DMA QCU TXDP REMAINING QCU 7 0 (R); hw6 only
ATH:020104h - MAC DMA QCU TXDP REMAINING QCU 9 8 (R); hw6 only
       For OCU 0-9 (4bits each)
                                               (R) ;\hw6 only
 40-63 -
(see above) - MAC DMA TIMT 0 - hw4/hw6
ATH:020108h - MAC DMA TIMT 1 - hw6 only
ATH:02010Ch - MAC DMA TIMT 2 - hw6 only
```

DSi Atheros Wifi - Internal I/O - 020080h - WMAC IRQ Interrupt (hw4/hw6)

```
ATH:020080h - MAC_DMA_ISR(_P) - MAC Primary interrupt status register ATH:0200A0h - MAC_DMA_IMR(_P) - MAC Primary interrupt mask register ATH:0200C0h - MAC_DMA_ISR(_P)_RAC - MAC Primary interrupt read-and-clear
```

Interrupt Status Registers

Only the bits in the ISR_P register and the IMR_P registers control whether the MAC's INTA# output is asserted. The bits in the secondary interrupt status/mask registers control what bits are set in the primary interrupt status register; however the IMR_S* registers DO NOT determine whether INTA# is asserted. That is INTA# is asserted only when the logical AND of ISR_P and IMR_P is non-zero. The secondary interrupt mask/status registers affect what bits are set in ISR_P but they do not directly affect whether INTA# is asserted.

Interrupt Mask Registers

Only the bits in the IMR control whether the MAC's INTA# output will be asserted. The bits in the secondary interrupt mask registers control what bits get set in the primary interrupt status register; however the IMR_S* registers DO NOT determine whether INTA# is asserted.

Read-and-Clear Registers

The read-and-clear registers are read-only (R) "shadow copies" of the interrupt status registers, with read-and-clear access.

```
At least one frame received sans errors ;\
Receive interrupt request ;
Receive error interrupt ; RX
No frame received within timeout clock ;
Received descriptor empty interrupt ;
Receive FIFO overrun interrupt ;/
Transmit okay interrupt ;\
Transmit interrupt request ;
Transmit error interrupt ; TX ;<-- ISR_S1.Bit0..9
No frame transmitted interrupt ;</pre>
```

```
Transmit descriptor empty interrupt
 10
                                               ;/ ;<-- ISR S2.Bit0..9
 11
       Transmit FIFO underrun interrupt
 12
       MIB interrupt - see MIBC
 13
       Software interrupt
 14
       PHY receive error interrupt
 15
       Key-cache miss interrupt
 16
       Beacon rssi high threshold interrupt ;aka Beacon rssi hi threshold
 17
       Beacon threshold interrupt
                                             ;aka Beacon rssi lo threshold
 18
       Beacon missed interrupt
 19
       Maximum transmit interrupt rate
 20
       Beacon not ready interrupt
                                             ;aka BNR interrupt
 21
       An unexpected bus error has occurred
 22
 23
       Beacon Misc (TIM, CABEND, DTIMSYNC, BCNTO)
                                                       ;<-- ISR S2.Bit24..27
 24
       Maximum receive interrupt rate
 25
       QCU CBR overflow interrupt
                                                        ;<-- ISR S3.Bit0..9
       QCU CBR underrun interrupt
                                                        ;<-- ISR S3.Bit16..27
 26
 27
       QCU scheduling trigger interrupt
                                                        ;<-- ISR S4.Bit0..9
       GENTMR interrupt (aka GENERIC TIMERS... and/or ISR S5?)
 28
 29
       HCFTO interrupt
       Transmit completion mitigation interrupt
 30
       Receive completion mitigation interrupt
 31
ATH:020084h - MAC DMA ISR S0 - MAC Secondary Interrupt 0 Stat TX OK/DESC
ATH:0200A4h - MAC DMA IMR S0 - MAC Secondary Interrupt 0 Mask TX OK/DESC
ATH:0200C4h - MAC DMA ISR S0 S - MAC Secondary Interrupt 0 Read-and-Clear
 0-9 TX0K (QCU 0-9)
                                                       ;--> Primary ISR.Bit6
 16-27 TXDESC (QCU 0-9)
                                                       ;--> Primary ISR. ??
ATH:020088h - MAC DMA ISR S1 - MAC Secondary Interrupt 1 Stat TX ERR/EOL
ATH:0200A8h - MAC DMA IMR S1 - MAC Secondary Interrupt 1 Mask TX ERR/EOL
ATH:0200C8h - MAC DMA ISR S1 S - MAC Secondary Interrupt 1 Read-and-Clear
 0-9 TXERR (0CU 0-9)
                                                       ;--> Primary ISR.Bit8
 16-27 TXEOL (QCU 0-9)
ATH:02008Ch - MAC DMA ISR S2 - MAC Secondary Interrupt 2 Stat TX URN/MISC
ATH:0200ACh - MAC DMA IMR S2 - MAC Secondary Interrupt 2 Mask TX URN/MISC
ATH:0200CCh (hw6:000200D0h?) - MAC DMA ISR S2 S - MAC .. 2 Read-and-Clear
 0-9
       TXURN (QCU 0-9)
                                                       ;--> Primary ISR.Bit11
 10
 11
       RX INT
                               ;RX
       WL_STOMPED
 12
```

```
13
       RX PTR BAD
                               ;RX
       BT LOW PRIORITY RISING
  14
  15
       BT LOW PRIORITY FALLING
  16
       BB PANIC IRQ
  17
       BT STOMPED
  18
       BT ACTIVE RISING
  19
       BT ACTIVE FALLING
  20
       BT PRIORITY RISING
  21
       BT PRIORITY FALLING
  22
       CST
  23
       GTT
  24
       TIM
                                           ; Beacon Misc --> Primary ISR.Bit23
  25
       CABEND
  26
       DTIMSYNC
                                           ;/
  27
       BCNT0
  28
       CABT0
  29
       DTIM
  30
       TSF00R
  31
ATH:020090h - MAC DMA ISR S3 - MAC Secondary Interrupt 3 Stat QCBR OVF/URN
ATH:0200B0h - MAC DMA IMR S3 - MAC Secondary Interrupt 3 Mask QCBR OVF/URN
ATH:0200D0h (hw6:000200D4h?) - MAC DMA ISR S3 S - MAC .. 3 Read-and-Clear
                                                        ;--> Primary ISR.Bit25
  0-9 OCBROVF (QCU 0-9)
  16-27 QCBRURN (QCU 0-9)
                                                        ;--> Primary ISR.Bit26
ATH:020094h - MAC DMA ISR S4 - MAC Secondary Interrupt 4 Stat QTRIG
ATH:0200B4h - MAC DMA IMR S4 - MAC Secondary Interrupt 4 Mask QTRIG
ATH:0200D4h (hw6:000200D8h?) - MAC DMA ISR S4 S - MAC .. 4 Read-and-Clear
       QTRIG (QCU 0-9)
                                                        ;--> Primary ISR.Bit27
ATH:020098h - MAC DMA ISR S5 - MAC Secondary Interrupt 5 Stat TIMERS
ATH:0200B8h - MAC DMA IMR S5 - MAC Secondary Interrupt 5 Mask TIMERS
ATH:0200D8h (hw6:000200DCh?) - MAC DMA ISR S5 S - MAC .. 5 Read-and-Clear
                                       ;-TBTT timer
       TBTT TIMER TRIGGER
  0
  1
       DBA TIMER TRIGGER
  2
        SBA TIMER TRIGGER
  3
       HCF TIMER TRIGGER
       TIM TIMER TRIGGER
                                       ; timer's
  5
       DTIM TIMER TRIGGER
        QUIET TIMER TRIGGER
  7
       NDP TIMER TRIGGER
```

```
GENERIC TIMER2 TRIGGER
16
      TIMER OVERFLOW
                                       ;<-- which timer overflow ?
17
      DBA TIMER THRESHOLD
18
      SBA TIMER THRESHOLD
19
     HCF TIMER THRESHOLD
20
     TIM TIMER THRESHOLD
                                        threshold's
21
     DTIM TIMER THRESHOLD
     QUIET TIMER THRESHOLD
22
23
     NDP TIMER THRESHOLD
24-31 GENERIC TIMER2 THRESHOLD
```

ATH:02009Ch - MAC DMA ISR S6 - hw6 only ;Interrupt 6 Stat UNKNOWN(?)

ATH:0200BCh - MAC_DMA_IMR_S6 - hw6 only ;Interrupt 6 Mask UNKNOWN(?)

ATH:0200CCh (hw6:really?) - MAC DMA ISR S6 S (R) shadow - hw6 only

0-31 ?? (probably related to the new "hw6" registers in MAC DMA chapter)

Note: According to hw6.0 source code, "S6_S" has been accidently inserted between "S1_S" and "S2_S" (thus smashing the old hw4-style port numbering for "S2_S thru S5_S") (not checked if that's a source code bug, or if it's actually implemented as so in real hardware).

The hw6.0 source code leaves ALL primary and secondary IRQ bits undocumented, thw above descriptions are based on hw4 (but hw6 might have some added/changed bits here and there).

DSi Atheros Wifi - Internal I/O - 020800h - WMAC QCU Queue (hw4/hw6)

```
ATH:020800h..020824h - MAC QCU TXDP[0..9] aka MAC DMA Q(0..9) TXDP
 0-31 DATA ... unspecified
                                  ;MAC Transmit Queue descriptor pointer
ATH:020840h - MAC QCU TXE aka MAC DMA Q TXE - MAC Transmit Queue enable (R)
ATH:020880h - MAC QCU TXD aka MAC DMA Q TXD - MAC Transmit Queue disable
 0-9
        DATA
ATH:0208C0h..0208E4h - MAC QCU CBR[0..9] aka MAC DMA Q(0..9) CBRCFG
                                             ;\MAC CBR configuration
 0-23 CBR interval (us)
                             (INTERVAL)
 24-31 CBR overflow threshold (OVF THRESH)
ATH:020900h..020924h - MAC QCU RDYTIME[0..9] aka MAC DMA Q(0..9) RDYTIMECFG
                             (DURATION)
                                             ;\MAC ReadyTime configuration
 0-23 CBR interval (us)
       CBR enable
                             (EN)
 24
```

ATH:020940h - MAC QCU ONESHOT ARM SC aka MAC DMA Q ONESHOTMAC DMAM SC - Set

```
MAC OneShotArm set/clear control
 0-9
        SET/CLEAR
ATH:0209C0h..0209E4h - MAC QCU MISC[0..9] aka MAC DMA Q(0..9) MISC
MAC Miscellaneous OCU settings
       Frame Scheduling Policy mask (FSP):
         0=ASAP
         1=CBR
                                  ; defined as so for
         2=DMA Beacon Alert gated ; hw4 (maybe same
                                 ; for hw6)
         3=TIM gated
         4=Beacon-sent-gated
       OneShot enable (ONESHOT EN)
       CBR expired counter disable incr (NOFR, empty q)
       CBR expired counter disable incr (NOBCNFR, empty beacon g)
 7
       Beacon use indication (IS BCN)
       CBR expired counter limit enable (CBR EXP INC LIMIT)
       Enable TXE cleared on ReadyTime expired or VEOL (TXE CLR ON CBR END)
       CBR expired counter reset (MMR CBR EXP CNT CLR EN)
 10
       FR ABORT REQ EN
                             DCU frame early termination request control
 11
ATH:020A00h..020A24h - MAC QCU CNT[0..9] aka MAC DMA Q(0..9) STS
        FR PEND: Pending Frame Count (R)
                                              ;\MAC Misc QCU status/counter
 0-1
        CBR EXP: CBR expired counter (R)
 8-15
ATH:020A40h - MAC QCU RDYTIME SHDN aka MAC DMA Q RDYTIMESHDN
        SHUTDOWN: MAC ReadyTimeShutdown status (flags for QCU 0-9 ?)
 0-9
        below in hw6 only
ATH:020830h - MAC QCU STATUS RING START; hw6 only
 0-31 ADDR
ATH:020834h - MAC QCU STATUS RING END; hw6 only
 0-31
        ADDR
ATH:020838h - MAC QCU STATUS RING CURRENT (R); hw6 only
        ADDRESS
 0-31
ATH:020A44h - MAC QCU DESC CRC CHK; hw6 only
 0
        ΕN
```

ATH:020980h - MAC QCU ONESHOT ARM CC aka MAC DMA Q ONESHOTMAC DMAM CC - Clr

DSi Atheros Wifi - Internal I/O - 021000h - WMAC DCU (hw4/hw6)

ATH:021000h..021024h - MAC DCU QCUMASK[0..9] aka MAC DMA D(0..9) QCUMASK

The "DCU_QCU" Mask is some two-dimensional array: An array of ten DCU registers, each containing an array of ten QCU bits. 0-9 OCU Mask (OCU 0-9)

ATH:021030h - MAC_DCU_GBL_IFS_SIFS aka MAC_DMA_D_GBL_IFS_SIFS 0-15 DURATION ;-DCU global SIFS settings

ATH:021040h..021064h - MAC DCU LCL IFS[0..9] aka MAC DMA D(0..9) LCL IFS

```
0-9 CW_MIN ;\
10-19 CW_MAX ; MAC DCU-specific IFS settings
20-27 AIFS ;
28 hw6: LONG_AIFS ;-hw6 only ;
29-31 - :/
```

Note: Even though this field is 8 bits wide the maximum supported AIFS value is FCh. Setting the AIFS value to FDh,FEh,FFh will not work correctly and will cause the DCU to hang (said to be so; at least for hw4).

ATH:021070h - MAC_DCU_GBL_IFS_SLOT aka MAC_DMA_D_GBL_IFS_SLOT

0-15 DURATION ;DC global slot interval

ATH:021080h..0210A4h - MAC DCU RETRY LIMIT[0..9] aka MAC DMA D(0..9) RETR..

```
0-3 frame RTS failure limit (FRFL) ;\
4-7 - ; MAC Retry limits
8-13 station RTS failure limit (SRFL) ;
14-19 station short retry limit (SDFL) ;
20-31 - ;/
```

ATH:0210B0h - MAC DCU GBL IFS EIFS aka MAC DMA D GBL IFS EIFS

0-15 DURATION ;-DCU global EIFS setting

ATH:0210C0h..0210E4h - MAC DCU CHANNEL TIME[0..9] aka MAC DMA D(0..9) CH..

```
0-15 ChannelTime duration (us) (DURATION) ;\MAC ChannelTime settings 16 ChannelTime enable (ENABLE) ;/
```

```
ATH:0210F0h - MAC DCU GBL IFS MISC aka MAC DMA D GBL IFS MISC
        LFSR slice select (LFSR SLICE SEL)
 0-2
        Turbo mode indication (TURBO MODE)
 3
         hw6: SIFS DUR USEC
 4-9
                                      ;-hw6 only
 10-19
 20-21
        DCU arbiter delay (ARB DLY)
                                                   DCU global misc.
         hw6: SIFS RST UNCOND
                                      ;\
 22
                                                  ; IFS settings
 23
         hw6: AIFS RST UNCOND
         hw6: LFSR SLICE RANDOM DIS
 24
                                      ; hw6 only
        hw6: CHAN SLOT WIN DUR
 25-26
 27
         hw6: CHAN SLOT ALWAYS
        IGNORE BACKOFF
 28
         hw6: SLOT COUNT RST UNCOND
 29
                                     ;-hw6 only
 30-31 -
ATH:021100h..021124h - MAC DCU MISC[0..9] aka MAC DMA D(0..9) MISC
         BKOFF THRESH
 0-5
         SFC RST AT TS END EN
 6
        CW RST AT TS END DIS
 7
        FRAG BURST WAIT OCU EN
        FRAG BURST BKOFF EN
                                         MAC Miscellaneous
                                         DCU-specific settings
 10
 11
        HCF POLL EN
        BK0FF PF
                                          (specified as so for hw6)
 12
 13
                                         (hw4 bit numbers are undocumented,
        VIRT_COLL POLICY
 14-15
                                         although... actually the SAME bits
                                         ARE documented, but for the "EOL"
 16
         IS BCN
        ARB LOCKOUT IF EN
                                         registers instead of for "MISC"...?)
 17
        LOCKOUT GBL EN
 18
        LOCKOUT IGNORE
 19
         SEONUM FREEZE
 20
        POST BKOFF SKIP
 21
        VIRT COLL CW INC EN
 22
        RETRY ON BLOWN IFS EN
 23
         SIFS BURST CHAN BUSY IGNORE
 24
 25-31
```

ATH:021140h - MAC_DCU_SEQ aka MAC_DMA_D_SEQNUM - MAC Frame sequence number 0-31 NUM

BUG: The original hw4 header file used sorted addresses, but it's been having 00021140h placed between 000211A4h and 00021230h... either it's just missorted, or the address is mis-spelled? Probably just mis-sorted, because hw6 does confirm the address.

1270h - MAC DCU PA	USE aka	MAC DMA D	TXPSE			
REQUEST				'status		
STATUS	(R)	;/				
below in hw4	only					
1230h - MAC DMA D	FPCTL -	DCII frame nr	efetch settings - hw4	l only?		
unspecified		Dec irume pr	ereten settings "ivi	· • • • • • • • • • • • • • • • • • • •		
1180h021xx4h - MAC	DMA D(09) EOL - hw	4 only (removed in h	hw6)		
ntry D(89) are officially	at 21200h	21204h ;\which	n is implemented	•		
ntry D(89) are *intended	* at 211A	0h211A4h ;/in	actual hardware?			
2 \		,				
		mae (nev 2)	,,			
	series s	tation RTS/dat	ta failure count r	eset policy		
				, ,		
			•			
Backoff during a fra	g burst					
-						
	_					
Backoff persistence	factor s	etting				
Maala faa Viintaal aal	11.2					
(Θ=Normal, 1=Ignor	e, 23=		y			
			2 11 '.5' 1)			
			3=Unspecified)			
		Sante				
		V				
		y				
-	0 0,					
	signs incor	rect "BCD-style	e" values to MAC_DN	MA D8 EOL and MA	C DMA D9 EOI	the source code does also have
						=, 20 m 00 00 m 00 0 m 10 m
below in hw6	only					
	BEQUEST STATUS below in hw4 1230h - MAC_DMA_D_ unspecified 1180h021xx4h - MAC_ ntry D(89) are officially ntry D(89) are *intended elow bits are probably me Backoff threshold End of transmission Fragment Starvation Backoff during a fracher the starvation Backoff during a fracher the starvation Backoff persistence Mask for Virtual col (0=Normal, 1=Ignor Beacon use indication Mask for DCU arbiter (0=No Lockout, 1=I DCU arbiter lockout Sequence number increst-frame backoff desired virtual coll. handling blown IFS handling persone official source code assist MA_DEOL_ADDRESS(REQUEST STATUS (R) below in hw4 only 1230h - MAC_DMA_D_FPCTL - unspecified 1180h021xx4h - MAC_DMA_D(ntry D(89) are officially at 21200h ntry D(89) are *intended* at 211A elow bits are probably meant to be 'Backoff threshold End of transmission series of Fragment Starvation Policy Backoff during a frag burst - HFC poll enable Backoff persistence factor of Mask for Virtual collision has (0=Normal, 1=Ignore, 23=1) Beacon use indication Mask for DCU arbiter lockout (0=No Lockout, 1=Intra-fraged DCU arbiter lockout ignore of Sequence number increment dispost-frame backoff disable Virtual coll. handling policy are official source code assigns incorem of MA_DEOL_ADDRESS(i) macro final source of the macro final source of the macro final source code assigns incorem MA_DEOL_ADDRESS(i) macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final source of the macro final s	REQUEST ;\DCU transf STATUS (R) ;/ below in hw4 only 1230h - MAC_DMA_D_FPCTL - DCU frame pr unspecified 1180h021xx4h - MAC_DMA_D(09)_EOL - hw ntry D(89) are officially at 21200h21204h;\which ntry D(89) are *intended* at 211A0h211A4h;/in elow bits are probably meant to be "MISC" (not "EC Backoff threshold End of transmission series station RTS/dat End of transmission series CW reset policy Fragment Starvation Policy Backoff during a frag burst - HFC poll enable Backoff persistence factor setting Mask for Virtual collision handling policy (0=Normal, 1=Ignore, 23=Unspecified) Beacon use indication Mask for DCU arbiter lockout control (0=No Lockout, 1=Intra-frame, 2=Global, DCU arbiter lockout ignore control Sequence number increment disable Post-frame backoff disable Virtual coll. handling policy Blown IFS handling policy are official source code assigns incorrect "BCD-style	below in hw4 only	REQUEST STATUS (R) ;/ below in hw4 only 1230h - MAC_DMA_D_FPCTL - DCU frame prefetch settings - hw4 only? unspecified 1180h021xx4h - MAC_DMA_D(09)_EOL - hw4 only (removed in hw6) ntry D(89) are officially at 21200h21204h;\which is implemented ntry D(89) are *intended* at 211A0h211A4h; /in actual hardware? elow bits are probably meant to be "MISC" (not "EOL")? Backoff threshold End of transmission series station RTS/data failure count reset policy End of transmission series CW reset policy Fragment Starvation Policy Backoff during a frag burst HFC poll enable Backoff persistence factor setting Mask for Virtual collision handling policy (0=Normal, 1=Ignore, 23=Unspecified) Beacon use indication Mask for DCU arbiter lockout control (0=No Lockout, 1=Intra-frame, 2=Global, 3=Unspecified) DCU arbiter lockout ignore control Sequence number increment disable Post-frame backoff disable Virtual coll. handling policy Blown IFS handling policy Blown IFS handling policy Blown IFS handling policy Blown IFS handling policy Blown IFS handling policy Blown IFS handling policy Blown IFS handling policy Blow IFS handling policy Blow Official source code assigns incorrect "BCD-style" values to MAC_DMA_D8_EOL and MAM_DEOL_ADDRESS(i) macro function; that function would work okay even with i=89.	REQUEST STATUS (R) ;/ below in hw4 only 1230h - MAC_DMA_D_FPCTL - DCU frame prefetch settings - hw4 only? unspecified 1180h021xx4h - MAC_DMA_D(09) EOL - hw4 only (removed in hw6) ntry D(89) are officially at 21200h21204h ;\which is implemented ntry D(89) are *intended* at 211A0h211A4h ;\/in actual hardware? elow bits are probably meant to be "MISC" (not "EOL")? Backoff threshold End of transmission series station RTS/data failure count reset policy End of transmission series CW reset policy Fragment Starvation Policy Backoff during a frag burst HFC poll enable Backoff persistence factor setting Mask for Virtual collision handling policy (0=Normal, 1=Ignore, 23=Unspecified) Beacon use indication Mask for DCU arbiter lockout control (0=No Lockout, 1=Intra-frame, 2=Global, 3=Unspecified) DCU arbiter lockout ignore control Sequence number increment disable Post-frame backoff disable Virtual coll. handling policy Blown IFS handling policy Blown IFS handling policy Blown IFS handling policy Blown IFS handling policy in official source code assigns incorrect "BCD-style" values to MAC_DMA_D8_EOL and MAC_DMA_D9_EOI MA_DEOL_ADDRESS(i) macro function; that function would work okay even with i=89.

- 4-11 BCN_CNT 12-23 RX TIMEOUT CNT
- ATH:0212F0h MAC_DCU_TXSLOT hw6 only 0-15 MASK
- ATH:02143Ch MAC_DCU_TXFILTER_CLEAR hw6 only 0-31 DATA
- ATH:02147Ch MAC_DCU_TXFILTER_SET hw6 only 0-31 DATA
- ATH:021038h MAC_DCU_TXFILTER_DCU0_31_0 hw6 only ATH:021078h MAC_DCU_TXFILTER_DCU0_63_32 hw6 only
- ATH:0210B8h MAC_DCU_TXFILTER_DCU0_95_64 hw6 only
- ATH:0210F8h MAC_DCU_TXFILTER_DCU0_127_96 hw6 only 0-31 DATA
- ATH:02103Ch MAC DCU TXFILTER DCU8 31 0 hw6 only (R)
- ATH:02107Ch MAC DCU TXFILTER DCU8 63 32 hw6 only (R)
- ATH:0210BCh MAC DCU TXFILTER DCU8 95 64 hw6 only (R)
- ATH:0210FCh MAC_DCU_TXFILTER_DCU8_127_96 hw6 only (R)
 0-31 DATA (R)
- ATH:021138h MAC DCU TXFILTER DCU1 31 0 hw6 only (R)
- ATH:021178h MAC DCU TXFILTER DCU1 63 32 hw6 only (R)
- ATH:0211B8h MAC DCU TXFILTER DCU1 95 64 hw6 only (R)
- ATH:0211F8h MAC_DCU_TXFILTER_DCU1_127_96 hw6 only (R)
 - 0-31 DATA (R)
- ATH:02113Ch MAC_DCU_TXFILTER_DCU9_31_0 hw6 only (R)
- ATH:02117Ch MAC_DCU_TXFILTER_DCU9_63_32 hw6 only (R)
- ATH:0211BCh MAC_DCU_TXFILTER_DCU9_95_64 hw6 only (R)
- ATH:0211FCh MAC_DCU_TXFILTER_DCU9_127_96 hw6 only (R) 0-31 DATA (R)
- ATH:021238h MAC_DCU_TXFILTER_DCU2_31_0 hw6 only (R)
- ATH:021278h MAC DCU TXFILTER DCU2 63 32 hw6 only (R)

```
ATH:0212B8h - MAC DCU TXFILTER DCU2 95 64 - hw6 only (R)
ATH:0212F8h - MAC DCU TXFILTER DCU2 127 96 - hw6 only (R)
 0-31 DATA
                                     (R)
ATH:021338h - MAC DCU TXFILTER DCU3 31 0 - hw6 only (R)
ATH:021378h - MAC DCU TXFILTER DCU3 63 32 - hw6 only (R)
ATH:0213B8h - MAC DCU TXFILTER DCU3 95 64 - hw6 only (R)
ATH:0213F8h - MAC DCU TXFILTER DCU3 127 96 - hw6 only (R)
 0-31 DATA
                                     (R)
ATH:021438h - MAC DCU TXFILTER DCU4 31 0 - hw6 only (R)
ATH:021478h - MAC DCU TXFILTER DCU4 63 32 - hw6 only (R)
ATH:0214B8h - MAC DCU TXFILTER DCU4 95 64 - hw6 only (R)
ATH:0214F8h - MAC DCU TXFILTER DCU4 127 96 - hw6 only (R)
 0-31 DATA
                                     (R)
ATH:021538h - MAC DCU TXFILTER DCU5 31 0 - hw6 only (R)
ATH:021578h - MAC DCU TXFILTER DCU5 63 32 - hw6 only (R)
ATH:0215B8h - MAC DCU TXFILTER DCU5 95 64 - hw6 only (R)
ATH:0215F8h - MAC DCU TXFILTER DCU5 127 96 - hw6 only (R)
 0-31 DATA
ATH:021638h - MAC DCU TXFILTER DCU6 31 0 - hw6 only (R)
ATH:021678h - MAC DCU TXFILTER DCU6 63 32 - hw6 only (R)
ATH:0216B8h - MAC DCU TXFILTER DCU6 95 64 - hw6 only (R)
ATH:0216F8h - MAC DCU TXFILTER DCU6 127 96 - hw6 only (R)
 0-31
       DATA
                                     (R)
ATH:021738h - MAC DCU TXFILTER DCU7 31 0 - hw6 only (R)
ATH:021778h - MAC DCU TXFILTER DCU7 63 32 - hw6 only (R)
ATH:0217B8h - MAC DCU TXFILTER DCU7 95 64 - hw6 only (R)
ATH:0217F8h - MAC DCU TXFILTER DCU7 127 96 - hw6 only (R)
 0-31
        DATA
                                     (R)
```

DSi Atheros Wifi - Internal I/O - 028000h - WMAC PCU (hw2/hw4/hw6)

ATH:028000h - MAC PCU STA ADDR L32 (aka hw2: REG STA ID0) ;hw2/hw4/hw6

```
ATH:028004h - MAC PCU STA ADDR U16 (aka hw2: REG STA ID1);hw2/hw4/hw6
        ADDR (called STA ADDR in hw2) (local MAC address)
         STA AP (called \overline{AP} in hw2)
 48
         ADH\overline{0}C
 49
         PW SAVE (called PWR SV in hw2)
 50
        KEYSRCH DIS (called NO KEYSRCH in hw2)
 51
 52
         PCF
        USE DEFANT (called USE DEF ANT in hw2)
 53
        DEFANT UPDATE (called DEF ANT UPDATE in hw2)
 54
        RTS USE DEF (called RTS DEF ANT in hw2)
 55
 56
         ACKCTS 6MB
         BASE RATE 11B (called RATE 11B in hw2)
 57
 58
         SECTOR SELF GEN
 59
         CRPT MIC ENABLE
         KSRCH MODE
 60
         PRESERVE SEONUM
 61
 62
         CBCIV ENDIAN
        ADHOC MCAST SEARCH
 63
ATH:028008h - MAC PCU BSSID L32 (aka hw2: REG BSS ID0);hw2/hw4/hw6
ATH:02800Ch - MAC PCU BSSID U16 (aka hw2: REG BSS ID1);hw2/hw4/hw6
        ADDR (called BSSID in hw2)
 48-58 AID (11bit, although claimed to be 16bit wide, bit48-63 in hw2)
ATH:0282B0h/02839Ch/028398h - MAC PCU BSSID2 L32;hw2/hw4/hw6
ATH:0282B4h/0283A0h/02839Ch - MAC PCU BSSID2 U16;hw2/hw4/hw6
                (hw2: SEC BSSID, ini:0)
 0-47
         ADDR
                                                       ;\hw2/hw4/hw6
         ENABLE (hw2: SEC BSSID ENABLE, ini:0)
 48
 49-51 -
 52-62 hw6: AID
                                                       ;-hw 6 only
 63
Observe that hw2/hw6 port addresses are different here (unlike as usually).
ATH:028010h - MAC PCU BCN RSSI AVE (aka hw2:BCNRSSI) (R);hw2/hw4/hw6
        AVE VALUE (aka hw2:BCN RSSI AVE ini:800h) (R) ;-hw2/hw4/hw6
 16-27 hw6: AVE VALUE2
                                                  (R) ;-hw6 only
ATH:028014h - MAC PCU ACK CTS TIMEOUT (aka hw2:REG TIME OUT) ;hw2/hw4/hw6
        ACK TIMEOUT (aka 16bit wide, bit0-15: ACK_TIME_OUT in hw2)
 0 - 13
 16-29 CTS TIMEOUT (aka 16bit wide, bit16-31: CTS TIME OUT in hw2)
ATH:028018h - MAC PCU BCN RSSI CTL (aka hw2:BCNSIG) ;hw2/hw4/hw6
```

Create PDF in your applications with the Pdfcrowd HTML to PDF API

```
0-7
         RSSI LOW THRESH (aka hw2: BCN RSSI LO THR, ini:0)
 8-15
        MISS THRESH
                          (aka hw2: BCN MISS THR, ini:FFh)
 16-23
        RSSI HIGH THRESH (aka hw2: BCN RSSI HI THR, ini:7Fh)
 24-28
        WEIGHT
                          (aka hw2: BCN RSSI WEIGHT, ini:0)
 29
         RESET
                          (aka hw2: BCN RSSI RESET)
ATH:02801Ch - MAC PCU USEC LATENCY (aka hw2:REG USEC) ;hw2/hw4/hw6
 <-- hw2 (REG USEC) -->
                            <--- hw4/hw6 ---->
         USEC
                            0-7
                                   USEC
 0-6
                  (7bit)
                                              (8bit)
 7-13
         USEC32
                  (7bit)
                            8-13
                                              ( - )
 14-18 TX DELAY (5bit)
                            14-22 TX LATENCY (9bit)
        RX DELAY (6bit)
 19-24
                            23-28
                                  RX LATENCY (6bit)
ATH:02803Ch/028024h/02803Ch - MAC PCU RX FILTER; hw2/hw4/hw6
         UNICAST
 1
        MULTICAST
 2
         BROADCAST
 3
         CONTROL
 4
         BEACON
 5
         PROMISCUOUS
         XR POLL
 7
         PROBE REQ
 8
         hw2: outcommented: SYNC
                                        ;\hw4 and hw6 (outcommented in hw2)
 8
         hw4/hw6: SYNC FRAME
                                        ;/
         MY BEACON
         hw4/hw6: COMPRESSED BAR
                                        ;\
 10
 11
         hw4/hw6: COMPRESSED BA
         hw4/hw6: UNCOMPRESSED BA BAR
 12
                                        : hw4 and hw6
 13
         hw4/hw6: ASSUME RADAR
         hw4/hw6: PS POLL
 14
         hw4/hw6: MCAST BCAST ALL
 15
         hw4/hw6: RST DLMTR CNT DISABLE ;/
 16
         hw4: FROM TO DS
 17
         hw4: GENERIC FTYPE
 18-23
                                        ; hw4 only (moved to bit20-28 in hw6)
         hw4: GENERIC FILTER
 24-25
         hw6: HW BCN PROC ENABLE
 17
         hw6: MGMT ACTION MCAST
 18
                                        : hw6 onlv
 19
         hw6: CONTROL WRAPPER
         hw6: FROM TO DS
                                            ;\these bits were formerly
 20
        hw6: GENERIC FTYPE
                                          ; in bit17-25 in hw4)
 21-26
         hw6: GENERIC FILTER
 27-28
                                            ;/
         hw6: MY BEACON2
 29
```

ATH:028040h/028028h/028040h - MAC PCU MCAST FILTER L32;hw2/hw4/hw6

ATH:028044h/02802Ch/028044h - MAC_PCU_MCAST_FILTER_U32;hw2/hw4/hw6 0-63 VALUE (aka hw2: unspecified)

```
ATH:028048h/028030h/028048h - MAC PCU DIAG SW;hw2/hw4/hw6
                                    (aka hw2:DIS WEP ACK
 0
         INVALID KEY NO ACK
                                                                    ;ini:0)
 1
         NO ACK
                                    (aka hw2:DIS ACK
                                                                    ;ini:0)
 2
         NO CTS
                                    (aka hw2:DIS CTS
                                                                    ;ini:0)
                                    (aka hw2:DIS ENC
  3
         NO ENCRYPT
                                                                    :ini:0)
                                    (aka hw2:DIS DEC
 4
         NO DECRYPT
                                                                    ;ini:0)
 5
                                    (aka hw2:DIS RX
         HALT RX
                                                                    :ini:0)
         LOOP BACK
                                    (aka hw2:L00P BACK
                                                                    ;ini:0)
                                    (aka hw2:CORR FCS
 7
         CORRUPT FCS
                                                                    ;ini:0)
 8
         DUMP CHAN INFO
                                    (aka hw2:CHAN INFO
                                                                    :ini:0)
         - (aka hw2: RESERVED)
 9-16
                                    (aka hw2:RESERVED
                                                                    ;ini:0)
 17
         ACCEPT NON VO
                                    (aka hw2:ACCEPT NONV0
                                                                    ;ini:0)
 18-19
         0BS SEL 1 0
                                    (aka hw2:0BS SEL 0 1
                                                                    :ini:0)
                                    (aka hw2:RXCLR HIGH
         RX CLEAR HIGH
 20
                                                                    ;ini:0)
         IGNORE NAV
 21
                                    (aka hw2:IGNORE NAV
                                                                    ;ini:0)
 22
         CHAN IDLE HIGH
                                    (aka hw2:CHANIDLE HIGH
                                                                    ;ini:0)
 23
         PHYERR ENABLE EIFS CTL
                                    (aka hw2:PHYERR ENABLE NEW
                                                                    ;ini:0)
                                    (aka hw2:DUAL CHAIN CHAN INFO ;ini:0)
 24
         DUAL CHAIN CHAN INFO
 25
         FORCE RX ABORT
                                    (aka hw2:FORCE RX ABORT
                                                                    ;ini:0)
 26
         SATURATE CYCLE CNT
                                    (aka hw2:SATURATE CYCLE CNT
                                                                    ;ini:0)
 27
         OBS SEL 2
                                    (aka hw2:0BS SEL \overline{2}
                                                                    ;ini:0)
         hw4/hw6: RX CLEAR CTL LOW
 28
 29
         hw4/hw6: RX CLEAR EXT LOW
                                                  ; hw4/hw6 only
         hw4/hw6: DEBUG MODE
 30-31
ATH:028054h/028034h/028054h - MAC PCU TST ADDAC ;hw2/hw4/hw6
 0
         hw2: TEST MODE
         hw2: TEST LOOP
 1
                                          ; hw2 (moved to bit1-14 in hw4/hw6)
 2-12
         hw2: LOOP LEN
 13
         hw2: TEST UPPER 8B
         hw2: TEST MSB
                                         ;-hw2 only
 14
 15
         hw2: TEST CAPTURE
                                         ;-hw2 (moved to bit19 in hw4/hw6)
Differently arranged in hw4/hw6:
         hw4/hw6: CONT TX
 0
                                         ;-hw4/hw6 only
 1
         hw4/hw6: TESTMODE
 2
         hw4/hw6: LOOP
                                          ; hw4/hw6 (formerly bit0-13 in hw2)
         hw4/hw6: LOOP LEN
 3-13
 14
         hw4/hw6: UPPER 8B
                                         ;/
 15
                  SAMPLE SIZE 2K
                                          ;-hw6 only
         hw6:
 16
         hw4/hw6: TRIG SEL
 17
         hw4/hw6: TRIG POLARITY
                                         ; hw4/hw6 only
```

```
18
        hw4/hw6: CONT TEST
                                   (R);/
 19
        hw4/hw6: TEST CAPTURE
                                       ;-hw4/hw6 (formerly bit15 in hw2)
 20
        hw4/hw6: TEST ARM
                                       ;-hw4/hw6 only
ATH:028058h/028038h/028058h - MAC PCU DEF ANTENNA; hw2/hw4/hw6
                                       ;\hw4/hw6 (and maybe hw2, too)
 0-23
        VALUE
        TX DEF ANT SEL
 24
        hw6: SLOW TX ANT EN
 25
         hw6: TX CUR ANT
 26
                                       ; hw6 only
        hw6: FAST DEF ANT
 27
        RX LNA CONFIG SEL
                                       ;-hw4/hw6 (and maybe hw2, too)
 28
 29
        hw6: FAST TX ANT EN
 30
        hw6: RX ANT EN
                                       ; hw6 only
        hw6: RX ANT DIV ON
 31
ATH:02805Ch/02803Ch/02805Ch - MAC PCU AES MUTE MASK 0;hw2/hw4/hw6
 0-15
        FC
                (hw2: ini:C7FFh)
 16-31 QOS
                (hw2: ini:FFFFh)
ATH:028060h/028040h/028060h - MAC PCU AES MUTE MASK 1;hw2/hw4/hw6
 0-15
        SE<sub>Q</sub>
                (hw2: ini:000Fh)
 16-31 FC MGMT (hw2: ini:E7FFh)
ATH:028064h/028044h/028064h - MAC PCU GATED CLKS ;hw2/hw4/hw6
                  (aka hw2: outcommented: SYNC, ini:1)
 0
 1
        GATED TX (aka hw2: TX, ini:0)
 2
        GATED RX (aka hw2: RX, ini:0)
        GATED REG (aka hw2: REG, ini:0)
ATH:028068h/028048h/028068h - MAC PCU OBS BUS 2 (R);hw2/hw4/hw6
        VALUE (aka hw2: OBS BUS)
                                               (R); -hw2/hw4/hw6
 0-17
 18-21 hw6: WCF STATE
                                               (R) ;\
        hw6: WCF0 FULL
 22
                                               (R) ;
                                               (R); hw6 only
 23
         hw6: WCF1 FULL
        hw6: WCF COUNT
 24-28
                                               (R) ;
        hw6: MACBB ALL AWAKE
                                               (R) ;/
 29
ATH:02806Ch/02804Ch/02806Ch - MAC PCU OBS BUS 1 (R);hw2/hw4/hw6
 0
         PCU DIRECTED
                                               (R)
 1
        PCU RX END
                                               (R)
 2
        RX WEP
                                               (R)
 3
        RX MY BEACON
                                               (R)
```

```
(R)
 4
        FILTER PASS
 5
        TX HCF
                                              (R)
 6
        TM QUIET TIME
                         (aka hw2: QUIET TIME) (R)
 7
        PCU CHANNEL IDLE (aka hw2: CHAN IDLE)
                                              (R)
 8
        TX HOLD
                                              (R)
 9
        TX FRAME
                                              (R)
 10
        RX FRAME
                                              (R)
        RX CLEAR
                                              (R)
 11
 12-17 WEP STATE
                                              (R)
 20-23
        hw2: RX STATE (4bit)
                                              (R)
                                                   ;\hw2 (less bits)
        hw2: TX STATE (5bit)
 24-28
                                              (R)
                                                   :/
        hw4/hw6: RX STATE (5bit)
                                              (R) :\hw4/hw6 (one more
 20-24
 25-30 hw4/hw6: TX STATE (6bit)
                                              (R) ;/bit than hw2 each)
ATH:028080h/028054h/028080h - MAC PCU LAST BEACON TSF (R);hw2/hw4/hw6
ATH:028664h - MAC PCU LAST BEACON2 TSF; extra beacon (R); hw6 only
        VALUE (hw2: unspecified/LAST TSTP)
ATH:028084h/028058h/028084h - MAC PCU NAV ;hw2/hw4/hw6
        VALUE (hw2: unspecified/NAV)
 0-25
ATH:028088h/02805Ch/028088h - MAC PCU RTS SUCCESS CNT (R);hw2/hw4/hw6
ATH:02808Ch/028060h/02808Ch - MAC PCU RTS FAIL CNT (R); hw2/hw4/hw6
ATH:028090h/028064h/028090h - MAC PCU ACK FAIL CNT (R);hw2/hw4/hw6
ATH:028094h/028068h/028094h - MAC PCU FCS FAIL CNT (R); hw2/hw4/hw6
ATH:028098h/02806Ch/028098h - MAC PCU BEACON CNT (R); hw2/hw4/hw6
ATH:02809Ch - MAC PCU BEACON2 CNT (R); hw6 only
        VALUE (COUNT or so?) (hw2: unspecified)
ATH:0280C0h/028070h/0280C0h - MAC PCU XRMODE; hw2/hw4/hw6
 0-5
         POLL TYPE
                              (hw2: ini:1Ah)
 7
        WAIT FOR POLL
                              (hw2: ini:0)
 20-31 FRAME HOLD
                              (hw2: ini:680 decimal)
ATH:0280C4h/028074h/0280C4h - MAC PCU XRDEL;hw2/hw4/hw6
                              (hw2: ini:360 (decimal)
 0-15
        SLOT DELAY
 16-31 CHIRP DATA DELAY
                              (hw2: ini:1680 decimal)
ATH:0280C8h/028078h/0280C8h - MAC PCU XRTO; hw2/hw4/hw6
                              (hw2: ini:7200 decimal)
 0 - 15
        CHIRP TIMEOUT
 16-31 POLL TIMEOUT
                              (hw2: ini:5000 decimal)
```

```
ATH:0280CCh/02807Ch/0280CCh - MAC PCU XRCRP;hw2/hw4/hw6
                             (hw2: ini:0)
        SEND CHIRP
 16-31 CHIRP GAP
                             (hw2: ini:500 decimal)
ATH:0280D0h/028080h/0280D0h - MAC PCU XRSTMP; hw2/hw4/hw6
        RX ABORT RSSI
                             (hw2: ini:0)
        RX ABORT BSSID
 1
                             (hw2: ini:0)
        TX STOMP RSSI
 2
                             (hw2: ini:0)
        TX STOMP BSSID
 3
                             (hw2: ini:0)
        TX STOMP DATA
                             (hw2: ini:0)
 5
        RX ABORT DATA
                             (hw2: ini:0)
 8-15
        TX STOMP RSSI THRESH (hw2: ini:25h)
 16-23 RX ABORT RSSI THRESH (hw2: ini:25h)
ATH:0280E0h/028084h/0280E0h - MAC PCU ADDR1 MASK L32;hw2/hw4/hw6
ATH:0280E4h/028088h/0280E4h - MAC PCU ADDR1 MASK U16;hw2/hw4/hw6
              (aka hw2:BSSID MASK, ini:FFFFFFFFFFF)
  0-47 VALUE
This should be 48bit (as so in hw2/hw6, though hw4 claims 64bit, bit0-63).
ATH:0280E8h/02808Ch/0280E8h - MAC PCU TPC ;hw2/hw4/hw6
 0-5
        ACK PWR
                  (hw2: ini:3Fh)
 8-13
        CTS PWR
                  (hw2: ini:3Fh)
 16-21 CHIRP PWR (hw2: ini:3Fh)
 24-29 hw6: RPT PWR
                                                     ;-hw6 only
ATH:0280ECh/028090h/0280ECh - MAC PCU TX FRAME CNT;hw2/hw4/hw6
ATH:0280F0h/028094h/0280F0h - MAC PCU RX FRAME CNT; hw2/hw4/hw6
ATH:0280F4h/028098h/0280F4h - MAC PCU RX CLEAR CNT; hw2/hw4/hw6
ATH:0280F8h/02809Ch/0280F8h - MAC PCU CYCLE CNT; hw2/hw4/hw6
       VALUE (aka COUNT or so?) (aka hw2: CNT, ini:0)
ATH:0280FCh/0280A0h/0280FCh - MAC PCU QUIET TIME 1;hw2/hw4/hw6
                       (hw2: ini:0)
                                                    ;\hw2 only (not hw4/hw6)
 0 - 15
        hw2: NEXT QUIET
        hw2: QUIET ENABLE (hw2: ini:0)
 16
        ACK CTS ENABLE
                         (hw2: ini:1)
 17
                                                    ; -hw2/hw4/hw6
ATH:028100h/0280A4h/028100h - MAC PCU QUIET TIME 2;hw2/hw4/hw6
        hw2: QUIET PERIOD
                          (hw2: ini:0002h) ;\differs in
 0-15
                                                    ; hw2, hw4, hw6
 0-15
        hw4: -
```

```
hw6: DURATION2
 0-15
                              ;-hw6 only
 16-31 DURATION (aka hw2: QUIET DURATION, ini:0001h); -hw2/hw/hw6
ATH:028108h/0280A8h/028108h - MAC PCU QOS NO ACK;hw2/hw4/hw6
        TWO BIT VALUES (hw2: NOACK 2 BIT VALUES, ini:2)
 0 - 3
                      (hw2: NOACK BIT OFFSET, ini:5)
 4-6
        BIT OFFSET
        BYTE OFFSET
                      (hw2: NOACK BYTE OFFSET, ini:0)
 7-8
ATH:02810Ch/0280ACh/02810Ch - MAC PCU PHY ERROR MASK;hw2/hw4/hw6
                      (hw2: PHYERR MASK, ini:0)
 0-31
        VALUE
ATH:028110h/0280B0h/028110h - MAC PCU XRLAT; hw2/hw4/hw6
                      (hw2: XR TX DELAY, ini:168h)
 0-11 VALUE
ATH:0280B4h/028114h - MAC PCU RXBUF; hw4/hw6 (not hw2)
        HIGH PRIORITY THRSHD
                                                    ;\hw4/hw6 only (not hw2)
 11
        REG RD ENABLE
Note: hw2 does have a "MAC PCU REG TSF" register in this place, which seems to be something different than the hw4/hw6 stuff (unless the hw4/hw6
"RXBUF" is related to the hw2 "ACKSIFSMEM" array?).
ATH:028118h/0280B8h/028118h - MAC PCU MIC QOS CONTROL;hw2/hw4/hw6
        VALUE 0..7 (2bit each) (aka hw2: MICOOSCTL, ini:00AAh)
 0-15
        ENABLE
                               (aka hw2: MICQOSCTL ENABLE, ini:1)
 16
ATH:02811Ch/0280BCh/02811Ch - MAC PCU MIC QOS SELECT; hw2/hw4/hw6
        VALUE 0..7 (4bit each) (aka hw2: MICOOSSEL, ini:00003210h)
ATH:028124h/0280C4h/028124h - MAC PCU FILTER OFDM CNT; hw2/hw4/hw6
ATH:028128h/0280C8h/028128h - MAC PCU FILTER CCK CNT; hw2/hw4/hw6
                               (hw2: CNT. ini:0)
        VALUE (count or so?)
ATH:02812Ch/0280CCh/02812Ch - MAC PCU PHY ERR CNT 1;hw2/hw4/hw6
ATH:028134h/0280D4h/028134h - MAC PCU PHY ERR CNT 2;hw2/hw4/hw6
ATH:028168h/0280E4h/028168h - MAC PCU PHY ERR CNT 3;hw2/hw4/hw6
                               (hw2: PHYCNT, ini:0)
 0-23
       VALUE (count or so?)
ATH:028130h/0280D0h/028130h - MAC PCU PHY ERR CNT 1 MASK;hw2/hw4/hw6
ATH:028138h/0280D8h/028138h - MAC PCU PHY ERR CNT 2 MASK;hw2/hw4/hw6
ATH:02816Ch/0280E8h/02816Ch - MAC PCU PHY ERR CNT 3 MASK ;hw2/hw4/hw6
                               (hw2: PHYCNTMASK, ini:0)
 0-31 VALUE (mask or so?)
```

ATH:02813Ch/0280DCh/005144h - MAC PCU TSF THRESHOLD; hw2/hw4/hw6

0-15 VALUE (hw2: TSFTHRESH, ini:FFFFh)

Observe that hw2/hw6 port addresses are different here (unlike as usually).

ATH:028144h/0280E0h/028144h - MAC PCU PHY ERROR EIFS MASK;hw2/hw4/hw6

0-31 VALUE $(\overline{hw2}: \overline{MASK}, \overline{ini}:0)$

Misc Mode

ATH:028120h/0280C0h/028120h - MAC PCU MISC MODE;hw2/hw4/hw6

```
(hw2: ini:0)
0
       BSSID MATCH FORCE
       hw2: ACKSIFS MEMORY RESERVED
                                       (hw2: ini:0)
1
       hw4/hw6: DEBUG MODE AD
1
2
       MIC NEW LOCATION( ENABLE)
                                       (hw2: ini:0)
       TX ADD TSF
3
                                       (hw2: ini:0)
       CCK SIFS MODE
4
                                       (hw2: ini:0)
       hw2: BFCOEF MODE RESERVED
5
                                       (hw2: ini:0)
6
       hw2: BFC0EF ENABLE
                                       (hw2: ini:0)
7
       hw2: BFC0EF UPDATE SELF GEN
                                       (hw2: ini:1)
       hw2: BFC0EF MCAST
                                       (hw2: ini:1)
       hw2: DUAL CHAIN ANT MODE
                                       (hw2: ini:0)
       hw2: FALCON DESC MODE
10
                                       (hw2: ini:0)
5-8
       hw4: -
5
       hw6: RXSM2SVD PRE RST
       hw6: RCV DELAY SOUNDING IM TXBF
6
7-8
       hw6: -
9
       hw4/hw6: DEBUG MODE BA BITMAP
10
       hw4/hw6: DEBUG MODE SIFS
       KC RX ANT UPDATE
11
                                        (hw2: ini:1)
12
       TXOP TBTT LIMIT( ENABLE)
                                       (hw2: ini:0)
13
       hw2: FALCON BB INTERFACE
                                       (hw2: ini:0)
14
       MISS BEACON IN SLEEP
                                       (hw2: ini:1)
15-16
17
       hw2: BUG 12306 FIX ENABLE
                                       (hw2: ini:1)
18
       FORCE QUIET COLLISION
                                       (hw2: ini:0)
       hw2: BUG 12549 FORCE TXBF
19
                                       (hw2: ini:0)
       BT ANT PREVENTS RX
                                       (hw2: ini:1)
20
       TBTT PROTECT
                                       (hw2: ini:1)
21
       HCF POLL CANCELS NAV
22
                                       (hw2: ini:1)
       RX HCF POLL ENABLE
23
                                       (hw2: ini:1)
       CLEAR VMF
24
                                       (hw2: ini:0)
25
       CLEAR FIRST HCF
                                       (hw2: ini:0)
```

```
hw2: ADHOC_MCAST KEYID ENABLE (hw2: ini:0)
 26
 27
         hw2: ALLOW RAC
                                         (hw2: ini:0)
  28-31
         hw2: -
 26
         hw4/hw6: CLEAR BA VALID
 27
         hw4/hw6: SEL EVM
 28
         hw4/hw6: ALWAYS PERFORM KEY SEARCH
  29
         hw4/hw6: USE EOP PTR FOR DMA WR
  30-31
         hw4/hw6: DEBUG MODE
ATH:02825Ch/028144h/028344h - MAC PCU MISC MODE2 ;hw2/hw4/hw6
         hw2: MGMT CRYPTO ENABLE
                                         (ini:0); moved to bit1 in hw4;
         hw2: NO CRYPTO FOR NON DATA PKT(ini:0) ; moved to bit2 in hw4 ; hw2
 1
 2-7
         hw2: RESERVED
         hw4/hw6: BUG 21532 FIX ENABLE
 0
         hw4/hw6: MGMT CRYPTO ENABLE
                                                                        ; hw4/hw6
         hw4/hw6: NO CRYPTO FOR NON DATA PKT
 3
         hw4: RESERVED
 3
                                                                        ; - hw6
         hw6: BUG 58603 FIX ENABLE
 4
         hw6 and hw4.2: BUG 58057 FIX ENABLE ;-hw4.2 and up (not hw2 and hw4.0)
 5
         hw4/hw6: RESERVED
         hw4/hw6: ADHOC MCAST KEYID ENABLE
                                                                        ; hw4/hw6
 7
         hw4/hw6: CFP IGNORE
 8-15
         MGMT QOS
                                                                        :-all hw
         hw2: BC MC WAPI MODE
 16
                                        (ini:0) ;moved to bit18 in hw4 ;\
 17
         hw2: IGNORE TXOP FOR 1ST PKT (ini:0) ;moved to bit22 in hw4 ; hw2
         hw2: IGNORE TXOP IF ZERO
 18
                                        (ini:0) ;moved to bit23 in hw4 ;
         hw2 RESERVED
 19-31
 16
         hw4/hw6: ENABLE LOAD NAV BEACON DURATION
         hw4/hw6: AGG WEP
 17
         hw4/hw6: BC MC WAPI MODE
 18
 19
         hw4/hw6: DUR ACCOUNT BY BA
                                                                          hw4/hw6
         hw4/hw6: BUG 28676
 20
         hw4/hw6: CLEAR MORE FRAG
 21
 22
         hw4/hw6: IGNORE TX0P 1ST PKT
         hw4: IGNORE TXOP IF ZERO ; moved to MISC MODE3.bit22 in hw6
 23
 24
         hw4: PM FIELD FOR DAT
                                    ;moved to MISC MODE3.bit24 in hw6
 25
         hw4: PM FIELD FOR MGMT
                                    ;moved to MISC MODE3.bit25 in hw6
 26
         hw4: BEACON FROM TO DS
                                    ;moved to MISC MODE3.bit23 in hw6?
 27
         hw4: RCV TIMESTAMP FIX
                                    ; moved to bit2\overline{5} in hw6
 28-31
         hw4: RESERVED
 23
         hw6: MPDU DENSITY STS FIX
         hw6: MPDU DENSITY WAIT WEP
 24
         hw6: RCV TIMESTAMP FIX
 25
                                    ;moved from bit27 in hw4
 27
         hw6: DECOUPLE DECRYPTION
                                                                        ; hw6
```

```
28
        hw6: H TO SW DEBUG MODE
 29
        hw6: TXBF ACT RPT DONE PASS
        hw6: PCU LOOP TXBF
 30
        hw6: CLEAR WEP TXBUSY ON TXURN
 31
Observe that hw2/hw6 port addresses are different here (unlike as usually).
ATH:0283D0h - MAC PCU MISC MODE3; hw6
        BUG 55702 FIX ENABLE
 1
        AES 3STREAM
        REGULAR SOUNDING
         BUG 58011 FIX ENABLE
 3
         BUG 56991 FIX ENABLE
        WOW ADDR1 MASK ENABLE
        BUG 61936 FIX ENABLE
        CHECK LENGTH FOR BA
 7
        BA FRAME LENGTH
 8-15
        MATCH TID FOR BA
 16
        WAPI ORDER MASK
 17
 18
        BB LDPC EN
         SELF GEN SMOOTHING
 19
        SMOOTHING FORCE
 20
 21
        ALLOW RAC
 22
         IGNORE TXOP IF ZERO ;uh, ZerNull or Zero? ;moved from MODE2.bit23
 23
         BEACON FROM TO DS CHECK
                                                     ;moved from MODE2.bit26?
 24
         PM FIELD FOR DAT
                                                     ;moved from MODE2.bit24
                                                     ;moved from MODE2.bit25
 25
         PM FIELD FOR MGMT
         PM FIELD FOR CTL
 26
 27
        PM FIELD2 FOR DAT
 28
         PM FIELD2 FOR MGT
        KEY MISS FIX
 29
 30
        PER STA WEP ENTRY ENABLE
        TIME BASED DISCARD EN
 31
ATH:0283D4h - MAC PCU MISC MODE4; hw6
         BC MC WAPI MODE2 EN
 0
 1
         BC MC WAPI MODE2
 2
        SYNC TSF ON BEACON
         SYNC TSF ON BCAST PROBE RESP
 3
        SYNC TSF ON MCAST PROBE RESP
        SYNC TSF ON UCAST MOON PROBE RESP
 5
        SYNC TSF ON UCAST PROBE RESP
                               Basic Rate Set
```

```
ATH:0282A4h - MAC PCU BASIC RATE SET0; hw2 (other as in hw4/hw6)
ATH:0282A8h - MAC PCU BASIC RATE SET1; hw2 (other as in hw4/hw6)
ATH:0282ACh - MAC PCU BASIC RATE SET2; hw2 (other as in hw4/hw6)
Bitfields for hw2 RATE SET0 register:
         BRATE 1MB L
                                 (hw2: ini:#CCK RATE 1Mb L)
 0-4
 5-9
         BRATE 2MB L
                                 (hw2: ini:#CCK RATE 2Mb L)
 10-14
         BRATE 2MB S
                                 (hw2: ini:#CCK RATE 2Mb S)
                                 (hw2: ini:#CCK_RATE_5 5Mb L)
 15-19
        BRATE 5 5MB L
 20-24
         BRATE 5 5MB S
                                 (hw2: ini:#CCK RATE 5 5Mb S)
 25-29 BRATE 11MB L
                                 (hw2: ini:#CCK_RATE_11Mb_L)
Bitfields for hw2 RATE SET1 register:
 0-4
                                 (hw2: ini:#CCK RATE 11Mb S)
         BRATE 11MB S
                                 (hw2: ini:#0FDM RATE 6Mb)
 5-9
         BRATE 6MB
         BRATE 9MB
                                 (hw2: ini:#0FDM RATE 6Mb, too?)
 10-14
 15-19
         BRATE 12MB
                                 (hw2: ini:#0FDM RATE 12Mb)
        BRATE 18MB
 20-24
                                 (hw2: ini:#0FDM RATE 12Mb, too?)
 25-29 BRATE 24MB
                                 (hw2: ini:#0FDM RATE 24Mb)
Bitfields for hw2 RATE SET2 register:
                                 (hw2: ini:#0FDM RATE 24Mb, too?)
 0 - 4
         BRATE 36MB
 5-9
         BRATE 48MB
                                 (hw2: ini:#0FDM RATE 24Mb, too?)
 10-14 BRATE 54MB
                                 (hw2: ini:#0FDM RATE 24Mb, too?)
Alongsides, hw2 source code defines following "Rate" values:
                             CCK RATE 1Mb L
  OFDM RATE 6Mb
                  = 0Bh
                                              = 1Bh
                                                         XR RATE 0 25Mb
                                                                          = 03h
 OFDM RATE 9Mb
                  = 0Fh
                             CCK RATE 2Mb L
                                              = 1Ah
                                                         XR RATE 0 5Mb
                                                                          = 07h
 OFDM RATE 12Mb
                             CCK RATE 2Mb S
                                              = 1Eh
                                                         XR RATE 1Mb
                  = 0Ah
                                                                          = 02h
                            CCK RATE 5 5Mb L = 19h
                                                         XR RATE 2Mb
 OFDM RATE 18Mb
                  = 0Eh
                                                                          = 06h
                            CCK RATE 5 5Mb S = 1Dh
                                                         XR RATE 3Mb
 OFDM RATE 24Mb
                  = 09h
                                                                          = 01h
                            CCK RATE 11Mb L = 18h
 OFDM RATE 36Mb
                  = 0Dh
                                                         (the XR stuff might be
 OFDM RATE 48Mb
                  = 08h
                             CCK RATE 11Mb S = 1Ch
                                                         unrelated to RATE SET)
                  = 0Ch
 OFDM RATE 54Mb
```

Note: The hw2 RATE_SET registers contain 75bit (30+30+15bit), hw4/hw6 has similar RATE_SET registers with 100bit (4x25bit), that registers may have similar functions - but their content is obviously differently arranged.

```
ATH:028328h/0283E0h - MAC_PCU_BASIC_RATE_SET0 ;hw4/hw6 (other as in hw2) ATH:02832Ch/0283E4h - MAC_PCU_BASIC_RATE_SET1 ;hw4/hw6 (other as in hw2) ATH:028330h/0283E8h - MAC_PCU_BASIC_RATE_SET2 ;hw4/hw6 (other as in hw2) ATH:028334h/0283ECh - MAC_PCU_BASIC_RATE_SET3 ;hw4/hw6 (new in hw4/hw6) 0-24 VALUE (maybe this 25bit value is meant to contain 5 rates of 5bit ?)
```

Note: The hw4/hw6 RATE_SET registers contain 100bit (4x25bit), hw2 has similar RATE_SET registers with 75bit (30+30+15bit), that registers may have similar functions - but their content is obviously differently arranged.

```
ATH:028170h/0280ECh/028170h - MAC PCU BLUETOOTH MODE; hw2/hw4/hw6
         TIME EXTEND
                                 (hw2: ini:20h)
  0 - 7
                     (TEND (hw2: ini:1)
(TEND (hw2: ini:1)
(hw2: ini:3)
(hw2: ini:1)
(hw2: ini:1)
  8
         TX STATE EXTEND
         TX FRAME EXTEND
  10-11 MODE
  12
         OUIET
  13-16 OCU THRESH
 17 RX_CLEAR_POLARITY (hw2: ini:0)
18-23 PRIORITY_TIME (hw2: ini:05
                                 (hw2: ini:05h)
  24-31 FIRST SLOT TIME
                                  (hw2: ini:9Bh)
ATH:02817Ch/0280F4h/02817Ch - MAC PCU BLUETOOTH MODE2; hw2/hw4/hw6
         BCN MISS THRESH (hw2: ini:0)
  8-15
         BCN MISS CNT
                                                   (R)
         HOLD RX CLEAR (hw2: ini:0)
  16
         SLEEP ALLOW BT ACCESS (hw2: WL CONTROL ANT, ini:0)
  17
  18
         hw2: RESPOND TO BT ACTIVE (hw2: ini:0)
                                                                    ;-hw2 only
         PROTECT BT AFTER WAKEUP (hw2: ini:0)
  19
         DISABLE BT ANT (hw2: ini:0)
  20
         hw4/hw6: QUIET 2 WIRE
  21
         hw4/hw6: WL ACTIVE MODE
         hw4/hw6: WL TXRX SEPARATE
  24
         hw4/hw6: RS DISCARD EXTEND
                                                                    ; hw4/hw6 only
  25
         hw4/hw6: TSF BT ACTIVE CTRL
  26-27
         hw4/hw6: TSF BT PRIORITY CTRL
  28-29
         hw4/hw6: INTERRUPT ENABLE
  30
         hw4/hw6: PHY ERR BT_COLL_ENABLE
  31
ATH:028164h/0281D4h - MAC PCU BLUETOOTH MODE3;hw4/hw6 (not hw2)
         WL ACTIVE TIME
  0 - 7
         WL QC TIME
  8-15
 16-19 ALLOW CONCURRENT ACCESS
         hw4: SHARED_RX ;<-- hw4 ;
hw6: AGC_SATURATION_CNT_ENABLE ;<-- hw6 ; hw4/hw6 only (not hw2)
  20
  20
  21
         WL PRIORITY OFFSET EN
  22
         RFGAIN LOCK SRC
  23
         DYNAMIC PRI EN
  24
         DYNAMIC TOGGLE WLA EN
  25-26 SLOT SL\overline{O}P
 27
         BT TX ON EN
  28-31 BT_PRTORTTY EXTEND THRES
```

```
ATH:028168h/0281D8h - MAC PCU BLUETOOTH MODE4; hw4/hw6 (not hw2)
 0-15
        BT ACTIVE EXTEND
                                                     ;\hw4/hw6 only (not hw2)
 16-31 BT PRIORITY EXTEND
ATH:0281DCh - MAC PCU BLUETOOTH MODE5; hw6 (not hw2/hw4)
        MCI WL LEVEL MULT
 0-2
        TX ON SRC
 3
 4-19 TIMER TARGET
                                                     ; hw6 only (not hw2/hw4)
        SHARED RX
 20
        USE BTP EXT
 21
ATH:028174h/0280F0h/0281E0h - MAC PCU BLUETOOTH WEIGHTS;hw2/hw4/hw6
        BT_WEIGHT
WI WFTGHT
                              (hw\overline{2}: in\overline{i}:FA50h)
 0-15
                              (hw2: ini:FAA4h)
 16-31 WL_WEIGHT
Observe that hw2/hw6 port addresses are different here (unlike as usually).
For hw4 only: There's also a "WL WEIGHT CONTD" in a "WEIGHTS" register.
ATH:028158h - MAC PCU BLUETOOTH WEIGHTS2; hw4 only (not hw2/hw6)
 16-31 WL WEIGHT CONTD (extends "WL WEIGHT" or so) ;-hw4 only (not hw2/hw6)
                               hw2/hw6 only
ATH:028178h/028154h/028178h - MAC PCU HCF TIMEOUT; hw2/hw6 (not hw4)
                   (hw2: TIMEOUT, ini:100h) ;-hw2/hw6 only (not hw4)
 0-15 VALUE
ATH:0281D0h/0280F8h/0281D0h - MAC PCU TXSIFS ;hw2/hw6 (not hw4)
                  (hw\overline{2}: in\overline{i}: 16 \text{ decimal})
 0-7
        SIFS TIME
 8-11 TX LATENCY
                               (hw2: ini:2)
 12-14 ACK SHIFT
                               (hw2: ini:3)
ATH:0281ECh/0280FCh/0281ECh - MAC PCU TXOP X;hw2/hw6 (not hw4)
                                (hw2: TX0P X, ini:0)
 0-7
        VALUE
ATH:0281F0h/028100h/0281F0h - MAC PCU TXOP 0 3;hw2/hw6 (not hw4)
ATH:0281F4h/028104h/0281F4h - MAC PCU TXOP 4 7; hw2/hw6 (not hw4)
ATH:0281F8h/028108h/0281F8h - MAC PCU TXOP 8 11 ;hw2/hw6 (not hw4)
ATH:0281FCh/02810Ch/0281FCh - MAC PCU TXOP 12 15; hw2/hw6 (not hw4)
        TXOP_0 / TXOP_4 / TXOP_8 / TXOP_12 (hw2: ini:0)
 0 - 7
 8-15 TXOP 1 / TXOP 5 / TXOP 9 / TXOP 13 (hw2: ini:0)
```

```
16-23 TXOP 2 / TXOP 6 / TXOP 10 / TXOP 14 (hw2: ini:0)
 24-31 TXOP 3 / TXOP 7 / TXOP 11 / TXOP 15 (hw2: ini:0)
                              hw4/hw6 only
ATH:028304h/028024h - MAC PCU BT WL 1;hw4/hw6
ATH:028308h/028028h - MAC PCU BT WL 2;hw4/hw6
ATH:02830Ch/02802Ch - MAC PCU BT WL 3; hw4/hw6
ATH:028310h/028030h - MAC PCU BT WL 4;hw4/hw6
 0-31
       WEIGHT
ATH:028314h/028034h - MAC PCU COEX EPTA; hw4/hw6 only
 0-5
        LINKID
 6-12
       WT IDX
ATH:028300h/0281E4h - MAC PCU BT BT ASYNC ;hw4/hw6 (not hw2)
 0-3
        TXHP WEIGHT
                                             ; hw4/hw6 only (not hw2)
 4-7
        TXLP WEIGHT
 8-11
       RXHP WEIGHT
 12-15 RXLP WEIGHT
ATH:028110h/028264h - MAC PCU LOGIC ANALYZER; hw4/hw6 (not hw2)
 0
        H0LD
 1
        CLEAR
        STATE
                                     (R)
                                             ; hw4/hw6 only (not hw2)
        ENABLE
        QCU SEL
 4-7
        INT ADDR
 8-17
                                     (R)
 18-31 DIAG MODE
ATH:028114h/028268h - MAC PCU LOGIC ANALYZER 32L; hw4/hw6 (not hw2)
ATH:028118h/02826Ch - MAC PCU LOGIC ANALYZER 16U; hw4/hw6 (not hw2)
                                             ;\hw4/hw6 only (not hw2)
 0-47
       MASK
 48-31 -
ATH:02815Ch/0281C8h - MAC PCU BLUETOOTH TSF BT ACTIVE; hw4/hw6 (not hw2)
 0-31
       VALUE
                                     (R)
                                             ;-hw4/hw6 only (not hw2)
ATH:028160h/0281CCh - MAC PCU BLUETOOTH TSF BT PRIORITY; hw4/hw6 (not hw2)
                                            ;-hw4/hw6 only (not hw2)
 0-31
       VALUE
```

```
ATH:028318h/028150h - MAC PCU COEX LNAMAXGAIN1 ;hw4/hw6 (not hw2)
ATH:02831Ch/028154h - MAC PCU COEX LNAMAXGAIN2; hw4/hw6 (not hw2)
ATH:028320h/028158h - MAC PCU COEX LNAMAXGAIN3; hw4/hw6 (not hw2)
ATH:028324h/02815Ch - MAC PCU COEX LNAMAXGAIN4; hw4/hw6 (not hw2)
                    ;\that are 4 gain value
 0-7
        MAXGAIN1
 8-15
        MAXGAIN2
                     ; for each of the 4 registers
                                                    ; hw4/hw6 only (not hw2)
 16-23 MAXGAIN3
                     ; (ie. 16 values in total)
 24-31 MAXGAIN4
ATH:028050h/028070h - MAC PCU DYM MIMO PWR SAVE ;hw4/hw6 only
        hw4/hw6: USE MAC CTRL
        hw4/hw6: HW CTRL EN
 1
        hw4/hw6: SW CHAIN MASK SEL
                                                     : hw4/hw6 onlv
        hw4/hw6: LOW PWR CHAIN MASK
 4-6
        hw4/hw6: HI PWR CHAIN MASK
 8 - 10
ATH:02811Ch/02829Ch - MAC PCU PHY ERR CNT MASK CONT; hw4/hw6 (not hw2)
 0-7
        MASK1
 8-15
        MASK2
 16-23 MASK3
ATH:028120h/028300h - MAC PCU AZIMUTH MODE; hw4/hw6 (not hw2)
        DISABLE TSF UPDATE
 1
        KEY SEARCH AD1
 2
        TX TSF STATUS SEL
 3
        RX TSF STATUS SEL
        CLK EN
 5
        TX DESC EN
        ACK CTS MATCH TX AD2
        BA USES AD1
 7
        hw6: WMAC CLK SEL
        hw6: FILTER PASS HOLD
ATH:02814Ch/028314h - MAC PCU AZIMUTH TIME STAMP; hw4/hw6 (not hw2)
 0-31
        VALUE
ATH:028124h/028318h - MAC PCU 20 40 MODE; hw4/hw6 (not hw2)
        JOINED RX CLEAR
 0
        EXT PIFS ENABLE
 1
 2
        TX HT20 ON EXT BUSY
```

```
3
        SWAMPED FORCES RX CLEAR CTL IDLE
 4-15
        PIFS CYCLES
ATH:028128h/028328h - MAC PCU RX CLEAR DIFF CNT; hw4/hw6 (not hw2)
 0-31
        VALUE
ATH:02812Ch/02832Ch - MAC PCU SELF GEN ANTENNA MASK; hw4/hw6 (not hw2)
 0-2
        VALUE
        hw6: ONE RESP EN
 3
        hw6: FORCE CHAIN 0
 4
ATH:028130h/028330h - MAC PCU BA BAR CONTROL; hw4/hw6 (not hw2)
        COMPRESSED OFFSET
 0-3
 4-7
        ACK POLICY OFFSET
 8
        COMPRESSED VALUE
        ACK POLICY VALUE
 9
        FORCE NO MATCH
 10
 11
        TX BA CLEAR BA VALID
 12
        UPDATE BA BITMAP QOS NULL
ATH:028134h/028334h - MAC PCU LEGACY PLCP SPOOF; hw4/hw6 (not hw2)
 0-7
        EIFS MINUS DIFS
 8-12
        MIN LENGTH
ATH:028138h/028338h - MAC PCU PHY ERROR MASK CONT; hw4/hw6 (not hw2)
        MASK VALUE
 0-7
        EIFS VALUE
 16-23
 24-31 hw6: AIFS VALUE
ATH:02813Ch/02833Ch - MAC PCU TX TIMER; hw4/hw6 (not hw2)
 0-14
        TX TIMER
        TX TIMER ENABLE
 15
 16-19 RIFS TIMER
 20-24 QUIET TIMER
 25
        QUIET TIMER ENABLE
ATH:028140h/028340h - MAC PCU TXBUF CTRL; hw4/hw6 (not hw2)
 0-11
        USABLE ENTRIES
        TX FIFO WRAP ENABLE
 16
ATH:028148h/028348h - MAC PCU ALT AES MUTE MASK; hw4/hw6 (not hw2)
 16-31 00S
```

```
ATH:028338h/028600h - MAC PCU RX INT STATUS0; hw4/hw6
 0-7
        FRAME CONTROL L
                                      (R)
        FRAME CONTROL H
                                      (R)
 8 - 15
 16-23 DURATION L
                                      (R)
 24-31 DURATION H
                                      (R)
ATH:02833Ch/028604h - MAC PCU RX INT STATUS1; hw4/hw6
 0-17
        VALUE
                                      (R)
ATH:028340h/028608h - MAC PCU RX INT STATUS2; hw4/hw6
       VALUE
                                      (R)
 0-26
ATH:028344h/02860Ch - MAC PCU RX INT STATUS3;hw4/hw6
 0-23
        VALUE
                                      (R)
ATH:028348h/028610h - HT HALF GI RATE1; MCS0...3; hw4/hw6
ATH:02834Ch/028614h - HT HALF GI RATE2; MCS4..7; hw4/hw6
 0 - 7
        MCS0 / MCS4
 8-15
        MCS1 / MCS5
 16-23 MCS2 / MCS6
 24-31 MCS3 / MCS7
ATH:028350h/028618h - HT FULL GI RATE1; MCS0..3; hw4/hw6
ATH:028354h/02861Ch - HT FULL GI RATE2; MCS4..7; hw4/hw6
 0 - 7
        MCS0 / MCS4
 8-15
        MCS1 / MCS5
 16-23 MCS2 / MCS6
 24-31 MCS3 / MCS7
ATH:028358h/028620h - LEGACY RATE1 ;RATE 8..12 ;hw4/hw6
ATH:02835Ch/028624h - LEGACY RATE2 ;RATE 13..15 and RATE 24..25 ;hw4/hw6
ATH:028360h/028628h - LEGACY RATE3 ;RATE 26..30 ;hw4/hw6
 0-5
        RATE8 / RATE13 / RATE26
 6-11
        RATE9 / RATE14 / RATE27
 12-17 RATE10 / RATE15 / RATE28
 18-23 RATE11 / RATE24 / RATE29
 24-29 RATE12 / RATE25 / RATE30
ATH:028364h/02862Ch - RX INT FILTER; hw4/hw6
 0
        ENABLE
```

```
1
        DIRECTED
 2
        BCAST
 3
        MCAST
 4
        RTS
 5
        ACK
        CTS
 7
        RETRY
 8
        MORE DATA
 9
        MORE FRAG
 10
        RATE HIGH
 11
        RATE LOW
 12
        RSSI
 13
        LENGTH HIGH
 14
        LENGTH LOW
 15
        E0SP
 16
        AMPDU
 17
        hw4.2: BEACON
                                      ;-hw6 and newer "hw4.2" revision only
 18
               RSSI_HIGH
                                      ;-hw6 only
        hw6:
ATH:028368h/028630h - RX INT OVERFLOW; hw4/hw6
        STATUS
 0
ATH:02836Ch/028634h - RX FILTER THRESH0; hw4/hw6
        RATE HIGH
 0-7
        RATE LOW
 8-15
 16-23 RSSI_LOW
 24-31 hw6: RSSI_HIGH
ATH:028370h/028638h - RX FILTER THRESH1; hw4/hw6
        LENGTH HIGH
 0-11
 12-23 LENGTH LOW
ATH:028374h/02863Ch - RX PRIORITY THRESH0; hw4/hw6
 0-7
        RATE HIGH
 8-15
        RATE_LOW
 16-23 RSSI HIGH
 24-31 RSSI LOW
ATH:028378h/028640h - RX PRIORITY THRESH1; hw4/hw6
 0-11
        LENGTH HIGH
 12-23 LENGTH LOW
 24-31 XCAST RSSI HIGH
```

ATH:02837Ch/028644h - RX PRIORITY THRESH2; hw4/hw6

- 0-7 PRESP RSSI HIGH
- 8-15 MGMT_RSSI_HIGH
- 16-23 BEACON_RSSI_HIGH
- 24-31 NULL_RSSI_HIGH

ATH:028380h/028648h - RX PRIORITY THRESH3; hw4/hw6

- 0-7 PREQ RSSI HIGH
- 8-15 PS_POLL_RSSI_HIGH

ATH:028384h/02864Ch - RX_PRIORITY_OFFSET0;hw4/hw6

- 0-5 PHY RATE HIGH
- 6-11 PHY_RATE_LOW
- 12-17 RSSĪ HIGH
- 18-23 RSSI LOW
- 24-29 XCAST_RSSI_HIGH

ATH:028388h/028650h - RX PRIORITY OFFSET1; hw4/hw6

- 0-5 LENGTH HIGH
- 6-11 LENGTH LOW
- 12-17 PRESP_RSSI_HIGH
- 18-23 RETX
- 24-29 RTS

ATH:02838Ch/028654h - RX PRIORITY OFFSET2; hw4/hw6

- 0-5 XCAST
- 6-11 PRESP
- 12-17 ATIM
- 18-23 MGMT
- 24-29 BEACON

ATH:028390h/028658h - RX_PRIORITY_OFFSET3;hw4/hw6

- 0-5 MORE
- 6-11 EOSP
- 12-17 AMPDU
- 18-23 AMSDU
- 24-29 PS_POLL

ATH:028394h/02865Ch - RX PRIORITY OFFSET4; hw4/hw6

- 0-5 PREQ
- 6-11 NULL

```
12-17 BEACON SSID
 18-23 MGMT RSSI HIGH
 24-29 BEACON RSSI HIGH
ATH:028398h/028660h - RX PRIORITY OFFSET5; hw4/hw6
        NULL RSSI HIGH
 0-5
        PREQ RSSI HIGH
 6-11
 12-17 PS POLL RSSI_HIGH
ATH:028200h..0282FCh - MAC PCU BT BT[0..63]; hw4 (at 028200h)
ATH:028500h..0285FCh - MAC PCU BT BT[0..63]; hw6 (at 028500h)
 0-31
        WEIGHT
ATH:028400h..0284FCh - MAC PCU TXBUF BA[0..63];hw4/hw6
 0-31
       DATA
ATH:028800h..028BFCh - MAC PCU KEY CACHE 1[0..255] ;hw4 (256 words)
ATH:028800h..028FFCh - MAC PCU KEY CACHE[0..511] ;hw6 (512 words)
 0-31 DATA
ATH:02E000h..02E7FCh - MAC PCU BUF[0..511]; hw4 (512 words)
ATH:02E000h..02FFFCh - MAC PCU BUF[0..2047]; hw6 (2048 words)
 0-31 DATA
                         hw6 only ______
ATH:0280A0h - MAC PCU BASIC SET; hw6 only
                                                   ;-hw6 only
 0-31 MCS
ATH:0280A4h - MAC PCU MGMT SEQ; hw6 only
 0-11
       MIN
                                                   ;\hw6 only
 16-27 MAX
ATH:0280A8h - MAC PCU BF RPT1; hw6 only
        V ACTION VALUE
 0-7
       CV ACTION VALUE
                                                   ; hw6 only
 8-15
 16-23 CATEGORY VALUE
 24-27 FRAME SUBTYPE VALUE
 28-29 FRAME TYPE VALUE
```

```
ATH:0280ACh - MAC PCU BF RPT2; hw6 only
        FRAME SUBTYPE VALUE
 0-3
                                                    ;-hw6 only
ATH:0280B0h - MAC PCU TX ANT 1; hw6 only
ATH:0280B4h - MAC PCU TX ANT 2; hw6 only
ATH:0280B8h - MAC PCU TX ANT 3; hw6 only
ATH:0280BCh - MAC PCU TX ANT 4; hw6 only
 0-31 VALUE
                                                    ;-hw6 only
ATH:028038h - MAC PCU MAX CFP DUR; hw6 only (merged two hw4 registers here)
                                ;-formerly bit0-15 of "PCU MAX CFP DUR"
 0 - 15
        VALUE
 16-19 USEC FRAC NUMERATOR
                                ;-formerly bit0-3 of "MAC PCU MAX CFP DUR"
 24-27 USEC FRAC DENOMINATOR
                                ;-formerly bit4-7 of "MAC PCU MAX CFP DUR"
ATH:028020h - MAC PCU BCN RSSI CTL2; hw6 only
        RSSI2 LOW THRESH
 16-23 RSSI2 HIGH THRESH
        RESET2
ATH:0280DCh - MAC PCU SELF GEN DEFAULT; hw6 only
 0-2
        MMSS
 3-4
        CEC
                                                    ; hw6 only
 5
        STAGGER SOUNDING
ATH:02831Ch - MAC PCU H XFER TIMEOUT; hw6 only
 0-4
        VALUE
 5
        DISABLE
        EXTXBF IMMEDIATE RESP
                                                     hw6 only
        DELAY EXTXBF ONLY UPLOAD H
        EXTXBF NOACK NORPT
ATH:028200h - MAC_PCU_TDMA TXFRAME START TIME TRIGGER LSB; hw6
 0-31
        VALUE
ATH:028204h - MAC PCU TDMA TXFRAME START TIME TRIGGER MSB; hw6
 0-31
       VALUE
ATH:028208h - MAC PCU TDMA SLOT ALERT CNTL; hw6
 0-15
       VALUE
```

ATH:028284h - PCU 1US; hw6 0-6 SCALER ATH:028288h - PCU_KA; hw6 0-11 DEL ATH:028350h - ASYNC FIFO REG1; hw6 0-29 DBG ATH:028354h - ASYNC FIFO REG2; hw6 0-27 DBG ATH:028358h - ASYNC_FIFO_REG3;hw6 0-9 DBG 10 DATAPATH SEL SFT_RST_N 31 ATH:028388h - MAC PCU LOCATION MODE CONTROL; hw6 0 **ENABLE** 1 UPLOAD H DISABLE ATH:02838Ch - MAC PCU LOCATION MODE TIMER; hw6 0-31 VALUE ATH:0283A0h - MAC_PCU_DIRECT_CONNECT; hw6 TSF2 ENABLE 1 TS TSF SEL TSF1 UPDATE TSF2 UPDATE MY BEACON OVERRIDE MY BEACON2 OVERRIDE BMISS CNT TSF SEL 7 BMISS_CNT_OVERRIDE 8-31 RESERVED ATH:0283A4h - MAC PCU TID TO AC; hw6

0-31

DATA

```
ATH:0283A8h - MAC PCU HP QUEUE; hw6
 0
        ENABLE
 1
        AC MASK BE
        AC MASK BK
        AC MASK VI
        AC MASK VO
        HPQON UAPSD
        FRAME FILTER ENABLE0
        FRAME BSSID MATCHO
        FRAME TYPE0
 8-9
 10-11 FRAME TYPE MASKO
 12-15 FRAME SUBTYPE0
        FRAME SUBTYPE MASKO
 16-19
        UAPSD EN
 20
        PM CHANGE
 21
 22
        NON UAPSD EN
 23
        UAPSD AC MUST MATCH
        UAPSD ONLY QOS
 24
ATH:0283BCh - MAC PCU AGC SATURATION CNT0; hw6
ATH:0283C0h - MAC PCU AGC SATURATION CNT1 ;hw6
ATH:0283C4h - MAC PCU AGC SATURATION CNT2; hw6
 0-31 VALUE
ATH:0283C8h - MAC PCU HW BCN PROC1; hw6
 0
        CRC_ENABLE
        RESET CRC
 1
 2
        EXCLUDE BCN INTVL
        EXCLUDE CAP INFO
        EXCLUDE TIM ELM
 5
        EXCLUDE ELMO
        EXCLUDE ELM1
 7
        EXCLUDE ELM2
 8-15
        ELMO ID
 16-23 ELM1 ID
 24-31 ELM2 ID
ATH:0283CCh - MAC PCU HW BCN PROC2; hw6
        FILTER INTERVAL ENABLE
 0
        RESET INTERVAL
 1
 2
        EXCLUDE ELM3
```

```
8-15 FILTER INTERVAL
 16-23 ELM3 ID
ATH:0283DCh - MAC PCU PS FILTER; hw6
 0
        ENABLE
 1
        PS_SAVE_ENABLE
ATH:028668h - MAC PCU PHY ERROR AIFS; hw6
        MASK ENABLE
 0
ATH:02866Ch - MAC PCU PHY ERROR AIFS MASK; hw6
 0-31 VALUE
ATH:028670h - MAC PCU FILTER RSSI AVE; hw6
        AVE VALUE
 0 - 7
 8-10
       NUM FRAMES EXPONENT
 11
        ENABLE
 12
        RESET
ATH:028674h - MAC PCU TBD FILTER; hw6
       USE WBTIMER TX TS
 1
        USE WBTIMER RX TS
ATH:028678h - MAC PCU BT ANT SLEEP EXTEND; hw6
 0-15
       CNT
            Wake on Wireless (WOW) hw6 only
ATH:02825Ch - MAC PCU WOW1; WOW Misc; hw6
 0-7
        PATTERN ENABLE
        PATTERN DETECT
 8-15
                                    (R)
       MAGIC ENABLE
 16
 17
       MAGIC DETECT
                                    (R)
       INTR ENABLE
 18
       INTR DETECT
 19
                                    (R)
       KEEP ALIVE FAIL
 20
                                    (R)
        BEACON FAIL
 21
                                    (R)
 28-31 CW BITS
ATH:028260h - MAC PCU WOW2; WOW AIFS/SLOT/TRY CNT; hw6
```

0-7

AIFS

```
8-15
        SL0T
 16-23 TRY CNT
ATH:028270h - MAC PCU WOW3 BEACON FAIL; WOW Beacon Fail Enable; hw6
        ENABLE
 0
ATH:028274h - MAC PCU WOW3 BEACON; WOW Beacon Timeout; hw6
ATH:028278h - MAC PCU WOW3 KEEP ALIVE; WOW Keep-Alive Timeout; hw6
 0 - 31
       TIMEOUT
ATH:028370h - MAC PCU WOW4; WOW Pattern Enable/Detect; hw6
        PATTERN ENABLE
 0 - 7
        PATTERN DETECT
 8-15
                                     (R)
ATH:02835Ch - MAC PCU WOW5; WOW RX Abort Enable; hw6
        RX ABORT ENABLE
 0-15
ATH:02834Ch - MAC PCU WOW6 (R); WOW RX Buf Start Addr; hw6
        RXBUF START ADDR
 0-15
                                     (R)
ATH:02827Ch - MAC PCU WOW KA; WOW Auto/Fail/BkoffCs Enable/Disable; hw6
        AUTO DISABLE
 1
        FAIL DISABLE
        BKOFF CS ENABLE
ATH:028294h - PCU WOW4; WOW Offset 0...3; hw6
ATH:028298h - PCU WOW5; WOW Offset 4..7; hw6
ATH:028378h - PCU WOW6; WOW Offset 8..11; hw6
ATH:02837Ch - PCU WOW7; WOW Offset 12..15; hw6
        OFFSET0 / OFFSET4 / OFFSET8 / OFFSET12
 0 - 7
                                                    :<-- 1st offset in LSBs
 8-15
        OFFSET1 / OFFSET5 / OFFSET9 / OFFSET13
 16-23 OFFSET2 / OFFSET6 / OFFSET10 / OFFSET14
 24-31 OFFSET3 / OFFSET7 / OFFSET11 / OFFSET15
ATH:028360h - MAC PCU WOW LENGTH1; WOW Pattern 0...3; hw6
ATH:028364h - MAC PCU WOW LENGTH2; WOW Pattern 4..7; hw6
ATH:028380h - MAC PCU WOW LENGTH3 ;WOW Pattern 8..11 ;hw6
ATH:028384h - MAC PCU WOW LENGTH4; WOW Pattern 12..15; hw6
        PATTERN 3 / PATTERN 7 / PATTERN 11 / PATTERN 15
 0-7
        PATTERN 2 / PATTERN 6 / PATTERN 10 / PATTERN 14
 8-15
```

```
16-23 PATTERN 1 / PATTERN 5 / PATTERN 9 / PATTERN 13
 24-31 PATTERN 0 / PATTERN 4 / PATTERN 8 / PATTERN 12
                                                         ;1st pattern in MSBs
ATH:02828Ch - WOW EXACT; WOW Exact Length/Offset 1; hw6
ATH:028374h - WOW2 EXACT; WOW Exact Length/Offset 2; hw6
 0-7
        LENGTH
 8-15
        OFFSET
ATH:028368h - WOW PATTERN MATCH LESS THAN 256 BYTES; hw6
 0-15
        ΕN
                   _____ hw4 only
ATH:028020h - PCU MAX CFP DUR; hw4 only
 0-15
       VALUE
Note: This register does have (almost) the same name as the register below, but without the "MAC" prefix. In hw6, these two registers have been merged into a
single register (called MAC PCU MAX CFP DUR). In hw2, registers REG CFP PERIOD and REG CFP DUR might be equivalent?
ATH:028150h - MAC PCU MAX CFP DUR; hw4 only
 0-3
        USEC FRAC NUMERATOR
        USEC FRAC DENOMINATOR
Note: See "PCU MAX CFP DUR" (other register with similar name, but without "MAC" prefix).
ATH:0283A4h - MAC PCU TSF1 STATUS L32; hw4 only
ATH:0283A8h - MAC PCU TSF1 STATUS U32; hw4 only
 0-63
        VALUE
ATH:0283ACh - MAC PCU TSF2 STATUS L32; hw4 only
ATH:0283B0h - MAC PCU TSF2 STATUS U32; hw4 only
 0-63
        VALUE
ATH:029800h..029FFCh - MAC PCU BASEBAND 0[0..511]; hw4
ATH:02A000h..02BFFCh - MAC PCU BASEBAND 1[0..2047]; hw4
 0-31
        DATA
These two "MAC PCU" areas are just placeholders for the Baseband Registers at 029800h and up (see BB chapter for details).
```

Create PDF in your applications with the Pdfcrowd HTML to PDF API

0-31

DATA

ATH:02C000h..02CFFCh - MAC_PCU_BASEBAND_2[0..1023];hw4 ATH:02D000h..02DFFCh - MAC_PCU_BASEBAND_3[0..1023];hw4

```
hw2 only
ATH:028500h.. (140h..17Fh) - MAC PCU REG FTYPE[0..3Fh]; hw2
         BFCOEF RX UPDATE NORMAL
  1
         BFCOEF RX UPDATE SELF GEN
  2
         BFCOEF TX ENABLE NORMAL
         BFCOEF TX ENABLE SELF GEN
         BFCOEF TX ENABLE GEN
         BFCOEF TX ENABLE MCAST
  6
        FILTER PASS IF ALL
  7
        FILTER PASS IF DIRECTED
  8
         FILTER PASS IF MCAST
  9
         FILTER PASS IF BCAST
        FILTER PASS MC BC BSSID
  10
ATH:028020h - REG BEACON; hw2 only
        BEACON PERIOD
  0-15
  16-22 TIM OFFSET
  23
         unspecified
                            <--- related to hw4/hw6: see MAC PCU RESET TSF ?
  24
         RESET TSF
ATH:028024h - REG CFP PERIOD; hw2 only
ATH:028038h - REG CFP DUR; hw2 only
  unspecified
These two hw2 registers have unspecified content and purpose. Going by the names, they might be similar or equivalent to "MAC PCU MAX CFP DUR"
and "PCU MAX CFP DUR" on hw4 (although if so, unknown which one would be which).
ATH:028028h - REG TIMER0; hw2 only
ATH:02802Ch - REG TIMER1; hw2 only
ATH:028030h - REG TIMER2; hw2 only
ATH:028034h - REG TIMER3; hw2 only
  unspecified
                     ;MAYBE related to MAC PCU BT WL 1..4 or so in hw4/hw6 (?)
ATH:02804Ch - REG TSF L32; hw2 only ... aka MAC PCU TSF L32?
ATH:028050h - REG TSF U32; hw2 only ... aka MAC PCU TSF U32?
  unspecified
ATH:028104h - MAC PCU REG TSF; hw2 only; aka MAC PCU TSF ADD PLL on hw4?
        TSF INCREMENT
                               (hw2: ini:1)
                                                              ;-hw2 only
```

```
ATH:028114h - MAC PCU REG ACKSIFS RESERVED; hw2 only
        ACKSIFS INCREMENT RESERVED
                                        (hw2: ini:0)
                                                                ;-hw2 only
Related to the "MAC PCU REG ACKSIFSMEM RESERVED[0..1Fh]" array?
ATH:028680h.. (1A0h..1BFh) - MAC PCU REG ACKSIFSMEM RESERVED[0..1Fh]; hw2
 0-9
        NORMAL RESERVED
 10-19 TURBO RESERVED
ATH:028700h.. (1C0h..1DFh) - MAC PCU REG DUR[0..1Fh]; hw2
        DUR RATE TO DURATION
 0 - 15
ATH:0287C0h.. (1F0h..1F7h) - MAC PCU REG RTD[0..7];hw2
 0-4
         RTD RATE TO DB 0
 8-12
        RTD RATE TO DB 1
 16-20 RTD RATE TO DB 2
 24-28 RTD RATE TO DB 3
ATH:0287E0h.. (1F8h..1FFh) - MAC PCU REG DTR[0..7];hw2
 0 - 4
         DTR DB TO RATE 0
 8-12
        DTR DB TO RATE 1
 16-20 DTR DB TO RATE 2
 24-28 DTR DB TO RATE 3
ATH:028800h.. (200h..5FFh) - MAC PCU REG KC[0..3FFh] ;hw2
Below bitfields are supposedly somehow stored in multiple words...?
                                    ;aka byte 00h..03h ?
 0-31
        KC KEY 31 0
        KC KEY 47 32
                                    ;aka byte 04h..05h (and 06h..07h unused?) ?
 0-15
 0-31
        KC KEY 79 48
                                    ;aka byte 08h..0Bh ?
                                    ;aka byte OCh..ODh (and OEh..OFh unused?) ?
 0-15
        KC KEY 95 80
 0-31
        KC KEY 127 96
                                    ;aka byte 10h..13h ?
 0-2
         KC KEY TYPE
                                    ;\
        KC LAST ANTENNA
 3
        KC ASYNC ACK OFFSET
 4-8
        KC UPDATE BEAM FORMING
 9
                                    ;aka byte 14h..15h (and 16h..17h unused?) ?
        KC RX CHAIN 0 ACK ANT
 10
 11
         KC RX CHAIN 1 ACK ANT
 12
         KC TX CHAIN 0 ANT SEL
 13
         KC TX CHAIN 1 ANT SEL
 14
         KC TX CHAIN SEL
        KC ADDR 32 1
 0-31
                                    ;aka byte 18h..1Bh ? (no bit 0 ?)
```

```
KC ADDR 47 33
                                ;aka byte 1Ch..1Dh (and 1Eh..1Fh unused?) ?
 0-14
 1
       KC VALID
                                ;aka byte 20h
                                                 (and 21h..xxh unused?) ?
ATH:028180h..02819Ch - MAC PCU REG BFCOEF1[0..7];hw2
 0-23
       TSF
 24-30 KEYIDX
       KEY_VALID
 31
                                  (hw2: ini:0)
ATH:0281C0h - MAC PCU REG BFCOEF2; hw2
 0 - 22
        THRESH
                                  (hw2: ini:0)
        unspecified
 23
 24-31 LOCK
                                  (hw2: ini:0)
ATH:0281C4h - MAC PCU REG KCMASK;hw2
       KCMASK 47 32
                                  (hw2: ini:0000h)
       KCMASK 31 0
 16
                                  (hw2: ini:0)
                          hw2 "MCI" registers
```

Below "MCIxxx" registers exist on hw2 only. Purpose is unknown. There seems to be nothing equivalent in hw4. However, hw6 is having several "MCI_xxx" registers (see WLAN Coex section; unknown if that's related to hw2 MCI stuff).

ATH:028268h - MAC PCU REG MCICTL; Control; hw2

0	MCI_ENABLE	(hw2:	ini:0)
1	OLA ENABLE	(hw2:	ini:1)
2	PREEMPT_ENABLE	(hw2:	ini:1)
3	CHANNEL_BUSY_ENABLE	(hw2:	ini:1)
4-9	EARLY_NOTIFY_DELAY	(hw2:	ini:5)
10	BMISS_FORCE_WL	(hw2:	ini:0)
11	SLEEP_FORCE_BT	(hw2:	ini:1)
12	HP_QCU_STOMP_BT	(hw2:	ini:0)
31	MCĪ_BUSY		

ATH:02826Ch - MAC_PCU_REG_MCIISR ;Interrupt Status ;hw2

ATH:028270h - MAC PCU REG MCIIER; Interrupt Enable; hw2

```
0 ACT_RPT_RCV_INT (hw2: stat and enable: ini:0)
1 ACT_DEN_RCV_INT (hw2: stat and enable: ini:0)
2 FRQ_RPT_RCV_INT (hw2: stat and enable: ini:0)
3 QOS_RPT_RCV_INT (hw2: stat and enable: ini:0)
4 GEN_RPT_RCV_INT (hw2: stat and enable: ini:0)
```

```
ATH:028274h - MAC PCU REG MCIWLP; WLP??; hw2 (hw2: ini:0)
 unspecified
ATH:028278h - MAC PCU REG MCIARW ;AR Write? ;hw2 (hw2: ini:0)
ATH:02827Ch - MAC PCU REG MCIARR; AR Read?; hw2
ATH:028280h - MAC PCU REG MCIADW; AD Write?; hw2 (hw2: ini:0)
ATH:028284h - MAC PCU REG MCIADR; AD Read?; hw2
ATH:028288h - MAC PCU REG MCIFRW; FR Write?; hw2 (hw2: ini:0)
ATH:02828Ch - MAC PCU REG MCIFRR; FR Read?; hw2
ATH:028290h - MAC PCU REG MCIQRW; QR Write?; hw2 (hw2: ini:0)
ATH:028294h - MAC PCU REG MCIQRR; QR Read?; hw2
ATH:028298h - MAC PCU REG MCIGRW; GR Write?; hw2 (hw2: ini:0)
ATH:02829Ch - MAC PCU REG MCIGRR; GR Read?; hw2
 unspecified
ATH:0282A0h - MAC PCU REG MCISTAT; Status (counters?); hw2
        ACT RPT RCV_CNT
 0-7
                               (hw2: ini:0)
        QC \overline{C}NT
 8-15
                               (hw2: ini:0)
 16-23 OLA CNT
                              (hw2: ini:0)
 24-31 PREEMPT CNT
                              (hw2: ini:0)
         hw2 MAC PCU registers (moved to RTC WLAN in hw4/hw6)
ATH:028200h..02821Ch - MAC PCU REG GNRCTMR N[0..7];hw2
ATH:028220h..02823Ch - MAC PCU REG GNRCTMR P[0..7]; hw2
ATH:028240h - MAC PCU GENERIC TIMERS MODE; aka MAC PCU REG GNRCTMR M; hw2
ATH:0280D4h - MAC PCU SLP1 ;aka MAC PCU REG SLP1 ;hw2
ATH:0280D8h - MAC PCU SLP2 ;aka MAC PCU REG SLP2 ;hw2
ATH:0280DCh - (outcommented) ;aka MAC PCU REG SLP3 ;hw2 (but outcommented)
ATH:028260h - MAC PCU SLP3; aka old name: MAC PCU REG SLP4 (four); hw2
This stuff is located in "WMAC PCU" at 028xxxh in hw2 only. Later versions have it moved to the "RTC WLAN" area (at 004xxxh or 005xxxh), see there for
details.
ATH:028244h (mirror of 0040F4h) - MAC PCU REG SLP32 MODE (ini:10F424h) ;hw2
ATH:028248h (mirror of 0040F8h) - MAC PCU REG SLP32 WAKE (ini:07EFh) ;hw2
ATH:02824Ch (mirror of 0040FCh) - MAC PCU REG SLP32 TSF INC (ini:1E848h) ;hw2
ATH:028250h (mirror of 004100h) - MAC PCU REG SLPMIB1; hw2
```

ATH:028254h (mirror of 004104h) - MAC PCU REG SLPMIB2; hw2 ATH:028258h (mirror of 004108h) - MAC PCU REG SLPMIB3; hw2 ATH:028264h (mirror of 00410Ch) - MAC PCU REG SLP5 (ini: 0FFFFFFh) ;hw2 These hw2 registers seem to be just mirrors of other hw2 registers in the RTC area at 004xxxh (see RTC WLAN chapter for details). In hw4/hw6, the mirrors at 028xxxh are removed (and only the registers at 004xxxh are kept; whereas, in hw6 that part moved to 005xxxh). outcommented hw2 stuff Below outcommented stuff is found in hw2 source code, maybe it was used in older hw2 revisions (in case there multiple hw2 revisions), or maybe it was used in even older pre-hw2 chips, or maybe it's just some experimental stuff that was never implemented in hardware. ATH:028140h - outcommented:MAC PCU REG TSFCAL;Misc;hw2 (hw2: ini:8) 0-3 outcommented:COUNT (hw2: ini:0Ah) ; hw2 only 4-7 outcommented: INTERVAL ; (although it's outcommented: ENABLE (hw2: ini:1) outcommented:AUTO CAL (hw2: ini:1) ; outcommented even outcommented: VALUE WE 10 (hw2: ini:0) ; in hw2 source code) 16-31 outcommented: VALUE (hw2: ini:8000h) ATH:02814Ch - outcommented:MAC PCU REG SYNC2; Misc; hw2 outcommented:TIME OFFSET (hw2: ini:0) 0-7 outcommented: MASTER (hw2: ini:0) outcommented:REPLACE (hw2: ini:0) 10 outcommented: TUNE (hw2: ini:0) 11 outcommented:CLEAR (hw2: ini:0) 16-31 outcommented:INTR THRESH (hw2: ini:FFFFh) ATH:028148h - outcommented:MAC PCU REG SYNC1; Time (ini:0); hw2 ATH:028158h - outcommented:MAC PCU REG SYNC5;RX Time;hw2 ATH:028160h - outcommented:MAC PCU REG SYNC7; Last Time; hw2 ATH:028164h - outcommented:MAC PCU REG SYNC8 ;Updated Time ;hw2 0-30 outcommented:TIME 31 ATH:028150h - outcommented:MAC PCU REG SYNC3;MCAST Addr L;hw2 ATH:028154h - outcommented:MAC PCU REG SYNC4;MCAST Addr U;hw2 (hw2: ini:0) 0-47 outcommented:MCAST ADDR 48-63 -

ATH:02815Ch - outcommented:MAC PCU REG SYNC6;INC;hw2

ATH:029800h/02A360h - BB TEST CONTROLS; hw4/hw6

DSi Atheros Wifi - Internal I/O - 029800h - BB Baseband (hw4/hw6)

```
0-3
         CF TSTTRIG SEL
         CF TSTTRIG
 4
         CF RFSHIFT SEL
 5-6
         CARDBUS MODE
 8-9
         CLKOUT IS CLK32
 10
         ENABLE RFSILENT BB
 13
         ENABLE MINI OBS
 15
         SLOW CLK160
 17
         AGC OBS SEL 3
 18
 19-22 CF BBB OBS SEL
         RX OBS SEL 5TH BIT
 23
 24
         AGC OBS SEL 4
         FORCE AGC CLEAR
 28
 30-31 TSTDAC OUT SEL
ATH:029804h/02A204h - BB GEN CONTROLS; hw4/hw6
 0
         TURB0
         CF SHORT20
 1
         DYN 20 40
         DYN 20 40 PRI ONLY
         DYN 20 40 PRI CHN
        DYN 20 40 EXT CHN
        HT ENABLE
 7
         ALTOW SHORT GI
         CF 2 CHAINS USE WALSH
         hw4: CF SINGLE HT LTF1
                                                         : - hw4
         hw6: CF 3 CHAINS USE WALSH
                                                         : - hw6
         GF ENABLE
 10
         hw4: BYPASS DAC FIFO N
 11
                                                         ; - hw4
         hw6: ENABLE DAC ASYNC FIFO
 11
         hw6: BOND OPT CHAIN SEL
 14
         hw6: STATIC20 MODE HT40 PACKET_HANDLING
 15
         hw6: STATIC20 MODE HT40 PACKET ERROR RPT
 16
                                                           hw6
         hw6: ENABLE CSD PHASE DITHERING
 17
         hw6: UNSUPP HT RATE THRESHOLD
 18-24
 25
         hw6: EN ERR TX CHAIN MASK ZERO
         hw6: IS MCKINLEY TPC
 26
```

ATH:029808h/02A364h - BB TEST CONTROLS STATUS; hw4/hw6 0 CF TSTDAC EN CF TX SRC IS TSTDAC 1 CF TX OBS SEL 2-4 CF TX OBS MUX SEL 5-6 CF TX SRC ALTERNATE 7 CF TSTADC EN CF RX SRC IS TSTADC 10-13 RX 0BS SEL DISABLE A2 WARM RESET 14 RESET A2 15 16-18 AGC OBS SEL CF ENABLE FFT DUMP 19 CF DEBUGPORT IN 23 DISABLE AGC TO A2 27 CF DEBUGPORT EN 28 29-30 CF DEBUGPORT SEL ATH:02980Ch/029800h - BB TIMING CONTROLS 1;hw4/hw6 STE THR 0-6 7-12 STE TO LONG1 13-16 TIMING BACKOFF ENABLE HT FINE PPM 17 18-19 HT FINE PPM STREAM 20-21 HT FINE PPM QAM 22 ENABLE LONG CHANFIL ENABLE RX STBC 23 ENABLE CHANNEL FILTER 24 25-26 FALSE ALARM ENABLE LONG RESCALE 27 28 TIMING LEAK ENABLE 29-30 COARSE PPM SELECT FFT SCALING 31 ATH:029810h/029804h - BB TIMING CONTROLS 2; hw4/hw6 FORCED DELTA PHI SYMBOL 0-11 12 FORCE DELTA PHI SYMBOL 13 ENABLE MAGNITUDE TRACK 14 ENABLE SLOPE FILTER 15 ENABLE OFFSET FILTER 16-22 DC OFF DELTAF THRES 24-26 DC OFF TIM CONST ENABLE DC OFFSET

```
28
         ENABLE DC OFFSET TRACK
 29
         ENABLE WEIGHTING
 30
         TRACEBACK128
 31
         ENABLE HT FINE TIMING
ATH:029814h/029808h - BB TIMING CONTROLS 3;hw4/hw6
 0-7
         PPM RESCUE INTERVAL
         ENABLE PPM RESCUE
 8
         ENABLE FINE PPM
         ENABLE FINE INTERP
 10
 11
         CONTINUOUS PPM RESCUE
 12
        ENABLE DF CHANEST
 13-16 DELTA SLOPE COEF EXP
 17-31 DELTA SLOPE COEF MAN
ATH:029818h/02A200h - BB D2 CHIP ID (R); hw4/hw6
 0-7
         OLD ID
                           (R)
 8-31
        ID
                           (R)
ATH:02981Ch/02A20Ch - BB ACTIVE; hw4/hw6
 0
        CF_ACTIVE
ATH:029820h/02A258h - BB TX TIMING 1;hw4/hw6
 0-7
        TX FRAME TO ADC OFF
 8-15 TX FRAME TO A2 RX OFF
 16-23 TX FRAME TO DAC ON
 24-31 TX_FRAME_TO_A2_TX_ON
ATH:029824h/02A25Ch - BB TX TIMING 2;hw4/hw6
        TX FRAME TO TX D START
 0-7
 8-15 TX FRAME TO PA ON
 16-23 TX END \overline{10} PA \overline{0} FF
 24-31 TX END TO A2 TX OFF
ATH:029828h/02A260h - BB TX TIMING 3;hw4/hw6
        TX END TO DAC OFF
 0 - 7
        TX FRAME TO THERM CHAIN ON
 8 - 15
 16-23 TX END TO AZ RX ON
 24-31 TX END TO ADC ON
```

ATH:02982Ch/02A350h - BB_ADDAC_PARALLEL_CONTROL;hw4/hw6

12 OFF_DACLPMODE

```
13
        OFF PWDDAC
 15
        OFF PWDADC
 28
        ON DACLPMODE
 29
        ON PWDDAC
 31
        ON PWDADC
ATH:029834h/02A264h - BB XPA TIMING CONTROL; hw4/hw6
        TX FRAME TO XPAA ON
 0 - 7
        TX FRAME TO XPAB ON
 8-15
 16-23 TX END TO XPAA OFF
 24-31 TX END TO XPAB OFF
ATH:029838h/02A280h - BB MISC PA CONTROL; hw4/hw6
        XPAA ACTIVE HIGH
 1
        XPAB ACTIVE HIGH
        ENABLE XPAA
        ENABLE XPAB
 3
ATH:02983Ch/0298A4h - BB TSTDAC CONSTANT; hw4/hw6
       CF TSTDAC CONSTANT I
 11-21 CF_TSTDAC_CONSTANT_Q
ATH:029840h/029820h - BB FIND SIGNAL LOW; hw4/hw6
 0-5
        RELSTEP LOW
 6-11
       FIRSTEP LOW
 12-19 FIRPWR \overline{L}OW
 20-23 YCOK MAX LOW
 24-30 LONG SC THRESH
ATH:029844h/029E00h - BB SETTLING TIME; hw4/hw6
 0-6
        AGC SETTLING
        SWITCH SETTLING
 7-13
 14-19 ADCSAT THRL
 20-25 ADCSAT THRH
 26-29 LBRESET ADVANCE
ATH:029848h/029E04h - BB GAIN FORCE MAX GAINS B0;hw4/hw6
ATH:02A848h/02AE04h - BB GAIN FORCE MAX GAINS B1;hw4/hw6
        hw4: XATTEN1 HYST MARGIN 0/1 ;\
 7-13
                                              ;\separate settings in B0/B1
        hw4: XATTEN2 HYST MARGIN 0/1
                                      ; hw4
 14-20
        hw4: GAIN FORCE
 21
                                              ;\global setting (not in B1)
```

hw4: ENABLE SHARED RX

31

```
0-7
         hw6: RF GAIN F 0/1
                                               ;\
  8-15
        hw6: MB GAIN F 0/1
         hw6: XATTEN1 SW F 0/1
                                       ; hw6
  16
                                               ; separate settings in BO/B1
  17
         hw6: XATTEN2 SW F 0/1
  18-24
        hw6: XATTEN1 HYST MARGIN 0/1
  25-31 hw6: XATTEN2_HYST_MARGIN_0/1
ATH:02984Ch - BB GAINS MIN OFFSETS B0; hw4
ATH:02A84Ch - BB GAINS MIN OFFSETS B1; hw4
ATH:029E08h - BB GAINS MIN OFFSETS; hw6 (only global setting for B0 and B1)
  0-6
         OFFSETC1
                                       ;\
                                                       ;\qlobal setting
                                       ; hw4/hw6
                                                       ; (not in B1 register)
  7-11
         0FFSETC2
  12-16 OFFSETC3
        hw4: RF GAIN F 0/1
  17-24
                                                       ;\separate settings
  25
         hw4: XATTEN1 SW F 0/1
                                       ; hw4
                                                       ; in B0/B1 registers
  26
         hw4: XATTEN2 SW F 0/1
                                                       ;/
  17
         hw6: GAIN FORCE
        hw6: CF AGC HIST ENABLE
  18
                                                       ; global setting
        hw6: CF AGC HIST GC
                                       ; hw6
  19
                                                       ; (hw6 doesn't have
  20
         hw6: CF AGC HIST VOTING
                                                       ; a B1 register at all)
  21
         hw6: CF AGC HIST PHY ERR
ATH:029850h/029E0Ch - BB DESIRED SIGSIZE; hw4/hw6
  0-7
         ADC DESIRED SIZE
        TOTAL DESIRED
  20-27
  28-29 INIT GC COUNT MAX
  30
         REDUCE INIT GC COUNT
  31
         ENA INIT GAIN
ATH:029854h/029C00h - BB TIMING CONTROL 3A; hw4/hw6
  0-6
         STE THR HI RSSI
                                               ;-hw4/hw6
  7
         hw6: USE HTSIG1 20 40 BW VALUE
                                               ; - hw6
ATH:029858h/029E10h - BB FIND SIGNAL;hw4/hw6
  0-5
         RELSTEP
  6-11
        RELPWR
  12-17 FIRSTEP
  18-25 FIRPWR
 26-31 M1COUNT_MAX
ATH:02985Ch/029E14h - BB AGC; hw4/hw6
  0-6
         COARSEPWR CONST
```

```
COARSE LOW
 7 - 14
 15-21 COARSE HIGH
 22-29 QUICK DROP
 30-31 RSSI OUT SELECT
ATH:029860h/02A2C4h - BB AGC CONTROL;hw4/hw6
 0
        DO CALIBRATE
        DO NOISEFLOOR
 1
        MIN NUM GAIN CHANGE
 3-5
        YCOK MAX
 6-9
        LEAKY BUCKET_ENABLE
 10
 11
        CAL ENABLE
        USE TABLE SEED
 12
        AGC UPDATE TABLE SEED
 13
        ENABLE NOISEFLOOR
 15
        ENABLE FLTR CAL
 16
        NO UPDATE NOISEFLOOR
 17
 18
        EXTEND NF PWR MEAS
        CLC SUCCESS
                                       (R)
 19
 20
        ENABLE PKDET CAL
ATH:029864h/029E1Ch - BB CCA B0;hw4/hw6
ATH:02AE1Ch - BB CCA B1;hw6
        CF_MAXCCAPWR 0
 0-8
                                               ;-separate settings (on hw6)
        CF CCA COUNT MAXC
                                               ;\global setting (not in B1)
 9-11
 12-19 CF THRESH62
 20-28 MINCCAPWR 0
                                           (R) ;-separate settings (on hw6)
ATH:029868h/029824h - BB SFCORR; hw4/hw6
 0-4
        M2COUNT THR
        ADCSAT THRESH
 5 - 10
 11-16 ADCSAT ICOUNT
 17-23 M1 THRES
 24-30 M2 THRES
ATH:02986Ch/029828h - BB SELF CORR LOW; hw4/hw6
        USE SELF CORR LOW
 0
        M1COUNT MAX LOW
 1-7
        M2COUNT THR LOW
 14-20 M1 THRESH LOW
 21-27 M2_THRESH_LOW
```

ATH:029874h/02A340h - BB SYNTH CONTROL; hw4/hw6

```
RFCHANFRAC
 0-16
 17-25 RFCHANNEL
 26-27
        RFAMODEREFSEL
 28
        RFFRACMODE
 29
        RFBMODE
 30
        RFSYNTH_CTRL_SSHIFT
ATH:029878h/02A344h - BB ADDAC CLK SELECT; hw4/hw6
 2-3
        BB DAC CLK SELECT
 4-5
        BB ADC CLK SELECT
ATH:02987Ch/02A348h - BB PLL CNTL; hw4/hw6
        BB PLL DIV
 0-9
 10-13
        BB PLL REFDIV
 14-15 BB PLL CLK SEL
 16
        BB PLLBYPASS
 17-27
        BB PLL SETTLE TIME
ATH:029900h/02A220h - BB VIT SPUR MASK A ;CF PUNC MASK A ;hw4/hw6
ATH:029904h/02A224h - BB VIT SPUR MASK B;CF PUNC MASK B;hw4/hw6
 0-9
        CF PUNC MASK A
                       / CF PUNC MASK B
 10-16 CF PUNC MASK IDX A / CF PUNC MASK IDX B
ATH:029908h/029C0Ch - BB PILOT SPUR MASK ;CF PILOT MASK A/B ;hw4/hw6
ATH:02990Ch/029C10h - BB CHAN SPUR MASK; CF CHAN MASK A/B; hw4/hw6
        CF PILOT MASK A
                         / CF CHAN MASK A
 0 - 4
        CF PILOT MASK IDX A / CF CHAN MASK IDX A
 12-16 CF PILOT MASK B
                        / CF CHAN MASK B
 17-23 CF PILOT MASK IDX B / CF CHAN MASK IDX B
ATH:029910h/02A228h - BB SPECTRAL SCAN; hw4/hw6
        SPECTRAL SCAN ENA
 0
        SPECTRAL SCAN ACTIVE
 1
 2
        DISABLE RADAR TCTL RST
        DISABLE PULSE COARSE LOW
 4-7
        SPECTRAL SCAN FFT PERIOD
        SPECTRAL SCAN PERIOD
 8-15
 16-27
        SPECTRAL SCAN COUNT
 28
        SPECTRAL SCAN SHORT RPT
        SPECTRAL SCAN PRIORITY
 29
        SPECTRAL SCAN USE ERR5
 30
        hw6: SPECTRAL SCAN COMPRESSED RPT
 31
                                              ; - hw6
```

ATH:02A248h - BB SPECTRAL SCAN 2; hw6 hw6: SPECTRAL SCAN RPT MODE 0 ;\hw6 1-8 hw6: SPECTRAL SCAN NOISE FLOOR REF ATH:029914h/02A254h - BB ANALOG POWER ON TIME; hw4/hw6 ACTIVE TO RECEIVE ATH:029918h/02A230h - BB SEARCH START DELAY;hw4/hw6 SEARCH START DELAY 0-11 12 ENABLE FLT SVD ENABLE SEND CHAN 13 14 hw6: RX SOUNDING ENABLE 15 hw6: RM HCSD4SVD ATH:02991Ch/02A234h - BB MAX RX LENGTH; hw4/hw6 MAX RX LENGTH 0-11 12-29 MAX HT LENGTH ATH:029920h/02980Ch - BB TIMING CONTROL 4;hw4/hw6 12-15 CAL LG COUNT MAX DO GAIN DC IO CAL 16 17-20 USE PILOT TRACK DF 21-27 EARLY TRIGGER THR ENABLE PILOT MASK 28 ENABLE CHAN MASK 29 ENABLE SPUR FILTER 30 31 **ENABLE SPUR RSSI** ATH:029924h/029810h - BB TIMING CONTROL 5; hw4/hw6 0 **ENABLE CYCPWR THR1** 1-7 CYCPWR THR1 ENABLE RSSI THR1A 15 16-22 RSSI THR1A 23-29 LONG SC THRESH HI RSSI 30 FORCED AGC STR PRI 31 FORCED AGC STR PRI EN ATH:029928h/02A7D0h - BB PHYONLY WARM RESET; hw4/hw6 PHYONLY RST WARM L 0

ATH:02992Ch/02A7D4h - BB PHYONLY CONTROL; hw4/hw6

Create PDF in your applications with the Pdfcrowd HTML to PDF API

- 0 RX DRAIN RATE
- 1 LATE TX SIGNAL SYMBOL
- 2 GENERATE SCRAMBLER
- 3 TX ANTENNA SELECT
- 4 STATIC_TX_ANTENNA
- 5 RX ANTENNA SELECT
- 6 STATIC RX ANTENNA
- 7 EN LOW FREQ SLEEP

ATH:02993Ch/02A3F0h - BB POWERTX MAX;hw4/hw6

- 6 USE PER PACKET POWERTX MAX
- 7 hw6: USE PER PACKET OLPC GAIN DELTA ADJ

ATH:029940h/02983Ch - BB EXTENSION RADAR; hw4/hw6

- 8-13 BLOCKER40 MAX RADAR
- 14 ENABLE EXT RADAR
- 15-22 RADAR DC PWR THRESH
- 23-30 RADAR LB DC CAP
- 31 DISABLE ADCSAT HOLD

ATH:029944h/02A238h - BB FRAME CONTROL; hw4/hw6

- 0-1 CF OVERLAP WINDOW
- 2 CF SCALE SHORT
- 3-5 CF TX CL IP
- 6-7 CF TX DOUBLESAMP_DAC
- 8-15 TX END ADJUST
- 16 PREPEND CHAN INFO
- 17 SHORT HIGH PAR NORM
- 18 EN ERR GREEN FIELD
- 19 hw4: EN ERR XR POWER RATIO
- 19 hw6: EN ERR STATIC20 MODE HT40 PACKET
- 20 EN ERR OFDM XCORR
- 21 EN_ERR_LONG_SC_THR
- 22 EN_ERR_TIM_LONG1
- 23 EN_ERR_TIM_EARLY_TRIG
- 24 EN_ERR_TIM_TIMEOUT
- 25 EN_ERR_SIGNAL_PARITY
- 26 EN_ERR_RATE_ILLEGAL
- 27 EN_ERR_LENGTH_ILLEGAL
- 28 hw4: EN_ERR_HT_SERVICE
- 28 hw6: NO_6MBPS_SERVICE_ERR
- 29 EN_ERR_SERVICE
- 30 EN_ERR_TX_UNDERRUN
- 31 EN_ERR_RX_ABORT

ATH:029948h/029814h - BB TIMING CONTROL 6; hw4/hw6 0-7 HI RSSI THRESH EARLY TRIGGER THR HI RSSI 8-14 15-20 OFDM XCORR THRESH 21-27 OFDM XCORR THRESH HI RSSI 28-31 LONG MEDIUM RATIO THR ATH:02994Ch/02981Ch - BB SPUR MASK CONTROLS; hw4/hw6 0-7 SPUR RSSI THRESH EN VĪT SPŪR RSSI 8 ENABLE MASK PPM 17 18-25 MASK RATE CNTL hw6: ENABLE NF RSSI SPUR MIT 26 ATH:029950h/0298DCh - BB RX IQ CORR B0;hw4/hw6 ATH:02A8DCh - BB RX IQ CORR B1; hw6 0-6 RX_IQCORR_Q_Q_COFF_0/1 ;\separate settings (on hw6) RX IQCORR Q I COFF 0/1 7-13 RX IQCORR ENABLE 14 ;-global setting (not in B1) 15-21 LOOPBACK TQCORR_Q_Q_COFF_0/1 ;\separate settings (on hw6) 22-28 LOOPBACK IQCORR Q I COFF 0/1 29 LOOPBACK IQCORR ENABLE ;-global setting (not in B1) ATH:029954h/029834h - BB RADAR DETECTION; hw4/hw6 PULSE DETECT ENABLE 0 PULSE IN BAND THRESH 1-5 PULSE RSSI THRESH 6-11 PULSE HEIGHT THRESH 12-17 18-23 RADAR RSSI THRESH 24-30 RADAR FIRPWR THRESH ENABLE RADAR FFT 31 ATH:029958h/029838h - BB RADAR DETECTION 2;hw4/hw6 RADAR LENGTH MAX 0 - 7 PULSE RELSTEP THRESH 8-12 ENABLE PULSE RELSTEP CHECK 13 14 ENABLE MAX RADAR RSSI 15 ENABLE BLOCK RADAR CHECK 16-21 RADAR RELPWR THRESH 22 RADAR USE FIRPWR 128 23 ENABLE RADAR RELPWR CHECK

```
24-26 CF RADAR BIN THRESH SEL
 27
        ENABLE PULSE GC COUNT CHECK
ATH:02995Ch/0298D0h - BB TX PHASE RAMP B0;hw4/hw6
ATH:02A8D0h - BB TX PHASE RAMP B1; hw6
        CF PHASE RAMP ENABLE
 1-6
        CF PHASE RAMP BIAS
 7-16 CF PHASE RAMP INIT
 17-24 CF PHASE RAMP ALPHA
ATH:029960h/02A284h - BB SWITCH TABLE CHN B0; hw4/hw6
ATH:02B284h - BB SWITCH TABLE CHN B1; hw6
        SWITCH TABLE IDLE
 0 - 1
 2-3
        SWITCH TABLE T
 4-5
        SWITCH TABLE R
        SWITCH TABLE RX1
 6-7
 8-9
        SWITCH TABLE RX12
 10-11 SWITCH TABLE B
ATH:029964h/02A288h - BB SWITCH TABLE COM1; hw4/hw6
 0-3
        SWITCH TABLE COM IDLE
 4-7
        SWITCH TABLE COM T1
 8-11
        SWITCH TABLE COM T2
 12-15 SWITCH TABLE COM B
 16-19 hw6: SWITCH TABLE COM IDLE ALT
                                              ;\hw6
 20-23
        hw6: SWITCH TABLE COM SPDT
ATH:029968h/029E20h - BB CCA CTRL 2 B0;hw4/hw6
ATH:02AE20h - BB CCA CTRL 2 B1;hw6
        MINCCAPWR THR 0/1
 0-8
                                      ;-separate settings (on hw6)
        ENABLE MINCCAPWR THR
                                      ;-global setting (not in B1)
 10-17 NF GAIN COMP 0/1
                                      ;-separate settings (on hw6)
        THRESH62 MODE
                                      ;-global setting (not in B1)
 18
ATH:02996Ch/02A28Ch - BB SWITCH TABLE COM2; hw4/hw6
        hw4: SWITCH TABLE COM RA1NXAL1
 0-3
 4-7
        hw4: SWITCH TABLE COM RA2NXAL1
        hw4: SWITCH TABLE COM RA1XAL1
 8-11
        hw4: SWITCH TABLE COM RA2XAL1
 12-15
                                               hw4
 16-19
        hw4: SWITCH TABLE COM RA1NXAL2
        hw4: SWITCH TABLE COM RA2NXAL2
 20-23
 24-27
        hw4: SWITCH TABLE COM RA1XAL2
```

```
28-31 hw4: SWITCH TABLE COM RA2XAL2
 0-3
        hw6: SWITCH TABLE COM RA1L1
        hw6: SWITCH TABLE COM RA2L1
 4-7
 8-11
        hw6: SWITCH TABLE COM RA1L2
                                              ; hw6
 12-15
        hw6: SWITCH TABLE COM RA2L2
 16-19
        hw6: SWITCH TABLE COM RA12
ATH:029970h/029E24h - BB RESTART ;hw4/hw6
        ENABLE RESTART
 0
        RESTART LGFIRPWR DELTA
 1-5
        ENABLE PWR DROP ERR
        PWRDROP LGFIRPWR DELTA
 7-11
        OFDM CCK RSSI BIAS
 12-17
        ANT FAST DIV GC LIMIT
 18-20
        ENABLE ANT FAST DIV M2FLAG
        WEAK RSSI VOTE THR
        ENABLE PWR DROP ERR CCK
 30
        DISABLE DC RESTART
 31
        RESTART MODE BW40
ATH:029978h/02A390h - BB SCRAMBLER SEED; hw4/hw6
        FIXED SCRAMBLER SEED
ATH:02997Ch/02A23Ch - BB RFBUS REQUEST; hw4/hw6
        RFBUS REQUEST
ATH:0299A0h/029818h - BB_TIMING_CONTROL 11; hw4/hw6
 0-19
        SPUR DELTA PHASE
 20-29 SPUR FREQ SD
 30
        USE SPUR FILTER IN AGC
 31
        USE SPUR FILTER IN SELFCOR
ATH:0299A4h/02A2A0h - BB MULTICHAIN ENABLE; hw4/hw6
 0-2
        RX CHAIN MASK
ATH:0299A8h/029880h - BB MULTICHAIN CONTROL; hw4/hw6
 0
        FORCE ANALOG GAIN DIFF
        FORCED GAIN DIFF 01
 1-7
        SYNC SYNTHON
 8
        USE POSEDGE REFCLK
```

10-20 CF SHORT SAT

```
22-28 FORCED GAIN DIFF 02
 29
        FORCE SIGMA ZERO
ATH:0299ACh/029E28h - BB MULTICHAIN GAIN CTRL; hw4/hw6
        QUICKDROP LOW
 0-7
        ENABLE CHECK STRONG ANT
        ANT FAST DIV BIAS
 9-14
 15-20 CAP GAIN RATIO SNR
        CAP GAIN RATIO ENA
 21
 22
        CAP GAIN RATIO MODE
        ENABLE ANT SW RX PROT
 23
 24
        ENABLE ANT DIV LNADIV
 25-26 ANT DIV ALT LNACONF
 27-28 ANT DIV MAIN LNACONF
 29
        ANT DIV ALT GAINTB
 30
        ANT DIV MAIN GAINTB
ATH:0299B4h/0298D4h - BB ADC GAIN DC CORR B0; hw4/hw6
ATH:02A8D4h - BB ADC GAIN DC CORR B1; hw6
        ADC GAIN CORR Q COEFF 0/1
                                     ;\
 0-5
        ADC GAIN CORR I COEFF 0/1
 6-11
                                     ; separate settings (on hw6)
 12-20 ADC DC CORR Q COEFF 0/1
 21-29 ADC DC CORR I COEFF 0/1
        ADC GAIN CORR ENABLE
 30
                                     ;\global setting (not in B1)
        ADC DC CORR ENABLE
 31
ATH:0299B8h/029E2Ch - BB EXT CHAN PWR THR 1;hw4/hw6
        THRESH62 EXT
 0-7
        ANT DIV ALT ANT MINGAINIDX
 8-15
 16-20 ANT DIV ALT ANT DELTAGAINIDX
 21-26 ANT DIV ALT ANT DELTANF
ATH:0299BCh/029830h - BB EXT CHAN PWR THR 2 B0; hw4/hw6
ATH:02A830h - BB EXT CHAN PWR THR 2 B1; hw6
        CF_MAXCCAPWR_EXT_0/1 ;-separate settings (on hw6)
 0-8
        CYCPWR THR1 EXT
                                     ;-global setting (not in B1)
 9-15
 16-24 MINCCAPWR EXT 0/1
                          (R) ;-separate settings (on hw6)
ATH:0299C0h/02982Ch - BB EXT CHAN SCORR THR;hw4/hw6
        M1 THRES EXT
 0-6
       M2 THRES EXT
 7 - 13
 14-20 M1 THRES LOW EXT
```

```
21-27 M2 THRES LOW EXT
 28
        SPUR SUBCHANNEL SD
ATH:0299C4h/029E30h - BB EXT CHAN DETECT WIN;hw4/hw6
        DET DIFF WIN WEAK
 0-3
        DET DIFF WIN WEAK LOW
 4-7
        DET DIFF WIN WEAK CCK
 8-12
 13-15 DET 20H COUNT
 16-18 DET EXT BLK COUNT
 19-24 WEAK SIG THR CCK EXT
 25-28 DET DIFF WIN THRESH
ATH:0299C8h/029E34h - BB PWR THR 20 40 DET;hw4/hw6
 0 - 4
        PWRDIFF40 THRSTR
 5 - 10
        BLOCKER40 MAX
 11-15 DET40 PWRSTEP MAX
 16-23
        DET40 THR SNR
 24-28 DET40 PRI BIAS
        PWRSTEP40 ENA
 30
        LOWSNR40 ENA
ATH:0299D0h/029C14h - BB SHORT GI DELTA SLOPE ;hw4/hw6
        DELTA SLOPE COEF EXP SHORT GI
 0-3
        DELTA SLOPE COEF MAN SHORT GI
 4-18
ATH:0299DCh/02A370h - BB CHANINFO CTRL; hw4/hw6
        CAPTURE CHAN INFO
        DISABLE CHANINFOMEM
 1
 2
        hw6: CAPTURE SOUNDING PACKET
        hw6: CHANINFOMEM S2 READ
ATH:0299E0h/02A3A4h - BB HEAVY CLIP CTRL; hw4/hw6
        CF HEAVY CLIP ENABLE
 0-8
        PRE EMP HT40 ENABLE
 10-17 hw6: HEAVY CLIP FACTOR XR ;-hw6 (moved from hw4's BB RIFS SRCH)
ATH:0299E4h/02A3A8h - BB HEAVY CLIP 20 ;FACTOR 0..3 ;hw4/hw6
ATH:0299E8h/02A3ACh - BB HEAVY CLIP 40 ;FACTOR 4..7 ;hw4/hw6
        HEAVY CLIP FACTOR 0 / FACTOR 4
 0-7
        HEAVY CLIP FACTOR 1 / FACTOR 5
 8-15
 16-23 HEAVY CLIP FACTOR 2 / FACTOR 6
```

24-31 HEAVY CLIP FACTOR 3 / FACTOR 7

```
ATH:0299ECh/029E38h - BB RIFS SRCH; hw4/hw6
                                 ;-hw4 (moved to BB HEAVY CLIP CTRL in hw6)
 0-7
        hw4: HEAVY CLIP FACTOR XR
        INIT GAIN DB OFFSET
 8-15
 16-25 RIFS INIT DELAY
        RIFS DISABLE PWRLOW GC
 26
 27
        RIFS DISABLE CCK DET
ATH:0299F0h/02A2C8h - BB IQ ADC CAL MODE;hw4/hw6
        GAIN DC IQ CAL MODE
 2
        TEST CALADCOFF
ATH:0299FCh/029884h - BB PER CHAIN CSD; hw4/hw6
 0-4
        CSD CHN1 2CHAINS
 5-9
        CSD CHN1 3CHAINS
 10-14 CSD CHN2 3CHAINS
ATH:029A00h..029BFCh - BB RX OCGAIN[0..127] (W); hw4
ATH:02A000h..02A1FCh - BB RX OCGAIN[0..127] (R/W?); hw6
ATH:02AA00h..02ABFCh - BB RX OCGAIN2[0..127] (W) ;hw4
ATH:02B000h..02B1FCh - BB RX OCGAIN2[0..127] (R/W?) ;hw6
 0-31
       GAIN ENTRY
ATH:029C00h/0298A0h - BB TX CRC (R); hw4/hw6
                                     (R)
 0-15
       TX CRC
ATH:029C10h/0298C0h - BB IQ ADC MEAS 0 B0 (R);hw4/hw6
ATH:029C14h/0298C4h - BB IQ ADC MEAS 1 B0 (R); hw4/hw6
ATH:029C18h/0298C8h - BB IQ ADC MEAS 2 B0 (R); hw4/hw6
ATH:029C1Ch/0298CCh - BB IQ ADC MEAS 3 B0 (R); hw4/hw6
ATH:02A8C0h - BB IQ ADC MEAS 0 B1 (R); hw6
ATH:02A8C4h - BB IQ ADC MEAS 1 B1 (R); hw6
ATH:02A8C8h - BB IQ ADC MEAS 2 B1 (R); hw6
ATH:02A8CCh - BB IO ADC MEAS 3 B1 (R); hw6
       GAIN_DC_IQ_CAL_MEAS
                                     (R)
 0-31
ATH:029C20h/02A240h - BB RFBUS GRANT (R); hw4/hw6
 0
        RFBUS GRANT
                                     (R)
                                     (R)
 1
        BT ANT
```

```
ATH:029C24h/029C20h - BB TSTADC (R);hw4/hw6
 0-9
        TSTADC OUT Q
                                       (R)
 10-19 TSTADC OUT I
                                       (R)
ATH:029C28h/02A368h - BB_TSTDAC (R); hw4/hw6
 0-9
        TSTDAC OUT Q
                                       (R)
                                       (R)
 10-19 TSTDAC OUT I
ATH:029C30h/02A3B0h - BB ILLEGAL TX RATE (R); hw4/hw6
        ILLEGAL TX RATE
 0
                                       (R)
ATH:029C34h/0298A8h - BB SPUR REPORT B0 (R); hw4/hw6
ATH:02A8A8h - BB SPUR REPORT B1 (R); hw6
        SPUR EST I
 0-7
        SPUR EST Q
                                       (R)
 8-15
 16-31 POWER WITH SPUR REMOVED
                                       (R)
ATH:029C38h/02A36Ch - BB CHANNEL STATUS (R); hw4/hw6
        BT ACTIVE
 0
                                       (R)
 1
        RX CLEAR RAW
                                       (R)
        RX CLEAR MAC
 2
                                       (R)
        RX CLEAR PAD
                                       (R)
 4-5
        BB SW OUT 0
                                       (R)
 6-7
        BB SW OUT 1
                                       (R)
 8-9
         BB SW OUT 2
                                       (R)
 10-13
        BB SW COM OUT
                                       (R)
 14-16 ANT DIV CFG USED
                                       (R)
ATH:029C3Ch/029F80h - BB RSSI B0 (R); hw4/hw6
ATH:02AF80h - BB RSSI B1 (R); hw6
ATH:02CF80h - BB RSSI B3 (R); hw6
 0-7
        RSSI
                                       (R)
 8-15
        RSSI EXT
                                       (R)
ATH:029C40h/029F84h - BB SPUR EST CCK REPORT B0 (R);hw4/hw6
ATH:02AF84h - BB SPUR EST CCK REPORT B1 (R); hw6
        SPUR EST SD I CCK
 0-7
                                       (R)
        SPUR EST SD Q CCK
                                       (R)
 8-15
                                       (R)
 16-23 SPUR EST I CCK
```

(R)

24-31 SPUR EST Q CCK

```
ATH:029CF0h/029CACh/02A374h - BB CHAN INFO NOISE PWR; hw4/hw4.2/hw6
        NOISE POWER
  0-11
                                       (R)
ATH:029CF4h/029CB0h/02A378h - BB CHAN INFO GAIN DIFF; hw4/hw4.2/hw6
  0-11
        FINE PPM
                                       (R)
 12-18
        hw6: ANALOG GAIN DIFF 01
                                       (R)
                                               ; - hw6
ATH:029CF8h/029CB4h/02A37Ch - BB CHAN INFO FINE TIMING; hw4/hw4.2/hw6
        COARSE PPM
 0-11
                                       (R)
 12-21 FINE TIMING
                                       (R)
ATH:029CFCh/029CB8h/02A380h - BB CHAN INFO GAIN B0;hw4/hw4.2/hw6
ATH:02B380h - BB CHAN INFO GAIN B1; hw6
        CHAN INFO RSSI
 0-7
                                       (R)
 8-15
        CHAN INFO RF GAIN
        hw4: CHAN INFO XATTEN1 SW
                                       (R)
 16
                                               ;\hw4 (and hw4.2)
 17
         hw4: CHAN INFO XATTEN2 SW
                                       (R)
 16-22
        hw6: CHAN INFO MB GAIN
                                       (R)
                                               ;\
 23
                                       (R)
         hw6: CHAN INFO XATTEN1 SW
                                               ; hw6
 24
        hw6: CHAN INFO XATTEN2 SW
                                       (R)
ATH:029D00h.. - BB CHAN INFO CHAN TAB B0[0..59]; hw4
ATH:029CBCh.. - BB CHAN INFO CHAN TAB B0[0..59]; hw4.2
ATH:029B00h.. - BB CHAN INFO CHAN TAB B0[0..59]; hw6
ATH:02AB00h.. - BB CHAN INFO CHAN TAB B1[0..59]; hw6
        hw4: MAN Q 0
                        ;\
 0-5
                                       (R)
                                               ;\
                        ; aka B0 ?
                                       (R)
 6-11
        hw4: MAN I 0
 12-15 hw4: EXP 0
                                       (R)
                        ;/
                                                hw4 (and hw4.2)
        hw4: MAN Q 1
                        ;\
 16-21
                                       (R)
                        ; aka B1 ?
 22-27
        hw4: MAN I 1
                                       (R)
 28-31
        hw4: EXP 1
                        ;/
                                       (R)
 0-31
        hw6: CHANINFO WORD
                                       (R)
                                               ; - hw6
ATH:02A000h/029E3Ch - BB PEAK DET CTRL 1;hw4/hw6
 0
        USE OC GAIN TABLE
        USE PEAK DET
 1
 2-7
        PEAK DET WIN LEN
        PEAK DET TALLY THR LOW( 0)
 8-12
 13-17
        PEAK DET TALLY THR MED( 0)
        PEAK DET TALLY THR HIGH( 0)
 18-22
 23-29
        PEAK DET SETTLING
```

```
30
        PWD PKDET DURING CAL
 31
        PWD PKDET DURING RX
ATH:02A004h/029E40h - BB PEAK DET CTRL 2;hw4/hw6
        RFSAT 2 ADD RFGAIN DEL
 0-9
 10-14 RF GAIN DROP DB LOW(0)
 15-19 RF GAIN DROP DB MED(0)
 20-24 RF GAIN DROP DB HIGH(0)
 25-29 RF GAIN DROP DB NON( 0)
        hw6: ENABLE RESTART
 30
ATH:02A008h/029E44h - BB RX GAIN BOUNDS 1;hw4/hw6
        RX MAX MB GAIN
 0-7
 8-15
        RX MAX RF GAIN REF
 16-23
       RX MAX RF GAIN
 24
        RX OCGAIN SEL 2G
        RX OCGAIN SEL 5G
 25
ATH:02A00Ch/029E48h - BB RX GAIN BOUNDS 2; hw4/hw6
        GC RSSI LOW DB
 0 - 7
 8-15
        RF GAIN REF BASE ADDR
 16-23 RF GAIN BASE ADDR
 24-31 RF GAIN DIV BASE ADDR
ATH:02A010h/029E4Ch - BB PEAK DET CAL CTRL;hw4/hw6
 0-5
        PKDET CAL WIN THR
 6-11
        PKDET CAL BIAS
 12-13 PKDET CAL MEAS TIME SEL
ATH:02A014h/029E50h - BB AGC DIG DC CTRL;hw4/hw6
        USE DIG DC
 0
        DIG DC SCALE BIAS
 1-3
        DIG DC CORRECT CAP
        hw6: DIG DC SWITCH CCK
                                      ; - hw6
 16-31 DIG DC MIXER SEL MASK
ATH:02A018h/029F88h - BB AGC DIG DC STATUS I B0 (R);DIG DC RES I 0;hw4/hw6
ATH:02A01Ch/029F8Ch - BB AGC DIG DC STATUS Q B0 (R) ;DIG DC RES Q 0 ;hw4/hw6
ATH:02AF88h - BB AGC DIG DC STATUS I B1 (R); hw6
ATH:02AF8Ch - BB AGC DIG DC STATUS Q B1 (R); hw6
        DIG DC C1 RES I 0 / RES Q 0 / RES I 1 / RES Q 1
 0-8
                                                         (R)
        DIG DC C2 RES I 0 / RES Q 0 / RES I 1 / RES Q 1
 9-17
                                                         (R)
```

```
18-26 DIG DC C3 RES I 0 / RES Q 0 / RES I 1 / RES Q 1
                                                            (R)
ATH:02A1F4h/02A398h - BB BBB TXFIR 0;TXFIR COEFF H0..H3;hw4/hw6
ATH:02A1F8h/02A39Ch - BB BBB TXFIR 1;TXFIR COEFF H4..H7;hw4/hw6
ATH:02A1FCh/02A3A0h - BB BBB TXFIR 2;TXFIR COEFF H8..H11;hw4/hw6
        TXFIR COEFF HO (4bit) / COEFF H4 (6bit) / COEFF H8 (8bit)
 0-7
        TXFIR COEFF H1 (4bit) / COEFF H5 (6bit) / COEFF H9 (8bit)
 8-15
 16-23 TXFIR COEFF H2 (5bit) / COEFF H6 (7bit) / COEFF H10 (8bit)
 24-31 TXFIR COEFF H3 (5bit) / COEFF H7 (7bit) / COEFF H11 (8bit)
Note: The entries are aligned to 8bit boundaries, but not all entries are 8bit wide (eg. COEFF H0 and H1 are located in bit0-3 and bit8-11, with bit4-7 left
unused).
ATH:02A200h/02A208h - BB MODES SELECT; hw4/hw6
         CCK MODE
 2
         DYN OFDM CCK MODE
 5
        HALF RATE MODE
        QUARTER RATE MODE
 6
 7
        MAC CLK MODE
 8
         DISABLE DYN CCK DET
 9
         hw6: SVD HALF RATE MODE
                                        ;\hw6
 10
         hw6: DISABLE DYN FAST ADC
                                        :/
ATH:02A204h/02A394h - BB BBB TX CTRL;hw4/hw6
         DISABLE SCRAMBLER
 0
 1
         USE SCRAMBLER SEED
 2-3
        TX DAC SCALE CCK
        TXFIR JAPAN CCK
 4
         ALLOW 1MBPS SHORT
 6-8
        TX CCK DELAY 1
        TX CCK DELAY 2
 9-11
ATH:02A208h/029FC0h - BB BBB SIG DETECT; hw4/hw6
 0-5
         WEAK SIG THR CCK
        ANT SWITCH TIME
 6-12
 13
         ENABLE ANT FAST DIV
        LB ALPHA 128 CCK
 14
 15
         LB RX ENABLE CCK
 16
         CYC32 COARSE DC EST CCK
```

CYC64 COARSE DC EST CCK

CYC256 FINE DC EST CCK

ENABLE COARSE DC CCK

ENABLE FINE DC CCK

17

18

19

20

21 22 23 24 31	DELAY_START_SYNC_CCK USE_DC_EST_DURING_SRCH hw6: BBB_MRC_OFF_NO_SWAP hw6: SWAP_DEFAULT_CHAIN_CCK ENABLE_BARKER_TWO_PHASE	;\hw6 ;/		
ATH:02A20Ch/029E18h - BB_EXT_ATTEN_SWITCH_CTL_B0 ;hw4/hw6				
	320Ch/02AE18h - BB_EXT_ATTE	N_SWITCH_CTL_B1 ;hw4/hw6		
0-5 6-11	XATTEN1_DB XATTEN2_DB			
	XATTEN2_DD XATTEN1 MARGIN			
17-21	XATTEN2 MARGIN			
22-26	XATTEN2_MARGIN hw6: XLNA_GAIN_DB	; - hw6		
ATH:02A210h/029D00h - BB_BBB_RX_CTRL_1;hw4/hw6				
0-2	COARSE_TIM_THRESHOLD_2	_		
3-7	COARSE_TIM_THRESHOLD			
8-10 11 15	COARSE_TIM_N_SYNC			
16-20	MAX_BAL_LONG MAX_BAL_SHORT RECON_LMS_STEP			
21-23	RECON LMS STEP			
24-30	SB_CHECK_WIN			
31	EN_RX_ABORT_CCK			
ATH:02A214h/029D04h - BB BBB RX CTRL 2 ;hw4/hw6				
0-5	FREQ_EST_N_AVG_LONG			
6-11	CHAN_AVG_LONG COARSE_TIM_THRESHOLD_3			
12-10 17-21	COARSE IIM IHRESHOLD 3			
22-25	FREQ_TRACK_UPDATE_PERIOD FREQ_EST_SCALING_PERIOD			
26-31	LOOP COEF DPSK C2 DATA			
ATTIT 02 A				
	A218h/029D08h - BB_BBB_RX_CT	RL_3;nw4/nw6		
0-7 8-15	TIM_ADJUST_FREQ_DPSK			
16-23	TIM_ADJUST_FREQ_CCK TIMER_N_SFD			
ATH:02A	A21Ch/029D0Ch - BB BBB RX C	TRL 4:hw4/hw6		
0-3	TIMER N SYNC			
4-15	TIM ADJŪST TIMER EXP			
	FORCE_UNLOCKED_CLOCKS			
17	DYNAMIC_PREAM_SEL			
18	SHORT_PREAMBLE			

```
19-24 FREQ EST N AVG SHORT
  25-30 CHAN AVG SHORT
  31
         hw6: USE_MRC_WEIGHT
                                                ; - hw6
ATH:02A220h/029D10h - BB BBB RX CTRL 5;hw4/hw6
         LOOP COEF DPSK C1 DATA
  0-4
         LOOP COEF DPSK C1 HEAD
  5-9
  10-15 LOOP COEF DPSK C2 HEAD
  16-20 LOOP COEF CCK C1
  21-26 LOOP COEF CCK C2
ATH:02A224h/029D14h - BB BBB RX CTRL 6; hw4/hw6
  0-9
         SYNC START DELAY
         MAP \overline{1}S TO \overline{2}S
  10
        START IIR DELAY
  11-20
         hw6: USE MCORR WEIGHT
  21
         hw6: USE BKPWR FOR CENTER INDEX
  22
  23
         hw6: CCK SEL CHAIN BY E0
                                                ; hw6
  24
         hw6: FORCE CCK SEL CHAIN
  25
         hw6: FORCE CENTER INDEX
ATH:02A228h/029FC4h - BB BBB DAGC CTRL;hw4/hw6
         ENABLE DAGC CCK
  1-8
         DAGC TARGET PWR CCK
         ENABLE BARKER RSSI THR
        BARKER RSSI THR
  10-16
         ENABLE FIRSTEP SEL
  17
 18-23 FIRSTEP 2
  24-27 FIRSTEP COUNT LGMAX
        hw6: FORCE RX CHAIN CCK 0
                                                ;\hw6
  30-31 hw6: FORCE RX CHAIN CCK 1
ATH:02A22Ch/029D18h - BB FORCE CLKEN CCK; hw4/hw6
  0
         FORCE RX ENABLEO
  1
         FORCE RX ENABLE1
  2
         FORCE RX ENABLE2
         FORCE RX ENABLE3
         FORCE RX ALWAYS
  4
         FORCE TXSM CLKEN
ATH:02A230h/02A250h - BB RX CLEAR DELAY; hw4/hw6
         OFDM XR RX CLEAR DELAY
  0-9
```

```
ATH:02A240h/029FCCh - BB CCK SPUR MIT; hw4/hw6
        USE CCK SPUR MIT
 0
        SPUR RSSI THR
 1-8
       CCK SPUR FREQ
 9-28
 29-30 SPUR FILTER TYPE
ATH:02A244h/02A7C0h - BB PANIC WATCHDOG STATUS/BB WATCHDOG STATUS;hw4/hw6
        (PANIC )WATCHDOG STATUS 1
 0-2
        hw4: (PANIC )WATCHDOG DET HANG
 3
                                              ; - hw4
        hw6: (PANIC )WATCHDOG TIMEOUT
                                              ; - hw6
        (PANIC )WATCHDOG STATUS 2
 4-7
        (PANIC )WATCHDOG STATUS 3
 8-11
 12-15
        (PANIC )WATCHDOG STATUS 4
 16-19
        (PANIC )WATCHDOG STATUS 5
 20-23 (PANIC )WATCHDOG STATUS 6
 24-27 (PANIC )WATCHDOG STATUS 7
 28-31 (PANIC )WATCHDOG STATUS 8
ATH:02A248h/02A7C4h - BB PANIC WATCHDOG CTRL 1/BB WATCHDOG CTRL 1;hw4/hw6
        ENABLE (PANIC )WATCHDOG (TIMEOUT RESET )NON IDLE
 0
        ENABLE (PANIC )WATCHDOG (TIMEOUT RESET )IDLE
        (PANIC )WATCHDOG (TIMEOUT RESET )NON IDLE LIMIT
 16-31 (PANIC )WATCHDOG (TIMEOUT RESET )IDLE LIMIT
ATH:02A24Ch/02A7C8h - BB PANIC WATCHDOG CTRL 2/BB WATCHDOG CTRL 2;hw4/hw6
        FORCE FAST ADC CLK
 1
        (PANIC )WATCHDOG (TIMEOUT )RESET ENA
 2
        (PANIC )WATCHDOG IRQ ENA
ATH:02A250h/029FC8h - BB IQCORR CTRL CCK; hw4/hw6
 0-4
        IQCORR Q Q COFF CCK
        IQCORR Q I COFF CCK
 5 - 10
        ENABLE IQCORR CCK
 11
 12-13 RXCAL MEAS TIME SEL
 14-15 CLCAL MEAS TIME SEL
 16-20 CF CLC INIT RFGAIN
        hw4.2: CF CLC PAL MODE
 21
                                ;-hw4.2 only (removed again in hw6)
ATH:02A254h/02A7CCh - BB BLUETOOTH CNTL; hw4/hw6
        BT BREAK CCK EN
        BT ANT HALT WLAN
 1
```

```
2
         hw6:ENABLE RFBUS GRANT WAKEUP
                                               ; - hw6
ATH:02A258h/02A3F8h - BB TPC 1;hw4/hw6
  0
         FORCE DAC GAIN
        FORCED DAC GAIN
  1-5
        PD DC OFFSET TARGET
  6-13
        NUM PD GAIN
  14-15
        PD GAIN SETTING1
  16-17
        PD GAIN SETTING2
  18-19
  20-21 PD GAIN SETTING3
         ENABLE PD CALIBRATE
  22
  23-28 PD CALIBRATE WAIT
         FORCE PDADC GAIN
  30-31 FORCED PDADC GAIN
ATH:02A25Ch/02A3FCh - BB_TPC_2;hw4/hw6
  0-7
         TX FRAME TO PDADC ON
  8-15
        TX FRAME TO PD ACC OFDM
  16-23 TX_FRAME_TO_PD_ACC_CCK
ATH:02A260h/02A400h - BB TPC 3;hw4/hw6
        TX END TO PDADC ON
  0-7
        TX END TO PD ACC ON
  8-15
  16-18 PD ACC WINDOW DC OFF
  19-21 PD ACC WINDOW CAL
  22-24 PD ACC WINDOW OFDM
  25-27 PD ACC WINDOW CCK
  31
        TPC CLK GATE ENABLE
ATH:02A264h/02A404h - BB TPC 4 B0;hw4/hw6
ATH:02B404h - BB TPC 4 B1;hw6
  0
         PD AVG VALID 0/1
                                       (R)
                                               ;\
        PD AVG OUT 0/1
  1-8
                                       (R)
        DAC GAIN 0/1
  9-13
                                       (R)
                                               ; separate settings (on hw6)
  14-19 TX GAIN SETTING 0/1
                                       (R)
        RATE SENT 0/1
  20-24
                                       (R)
        ERROR EST UPDATE POWER THRESH
  25-30
                                               ;-global setting (not in B1)
ATH:02A268h/02A34Ch - BB ANALOG SWAP;hw4/hw6
  0-2
        ANALOG RX SWAP CNTL
  3-5
        ANALOG TX SWAP CNTL
```

6

SWAP ALT CHN

```
7
        ANALOG DC DAC POLARITY
 8
        ANALOG PKDET DAC POLARITY
ATH:02A26Ch/02A408h - BB TPC 5 B0 ;hw4/hw6
ATH:02B408h - BB TPC 5 B1;hw6
 0-3
         PD GAIN OVERLAP
                                               ;-global setting (not in B1)
        PD GAIN BOUNDARY 1 0/1
 4-9
 10-15 PD GAIN BOUNDARY 2 0/1
                                               ; separate settings (on hw6)
 16-21 PD GAIN BOUNDARY 3 0/1
 22-27 PD GAIN BOUNDARY 4 0/1
ATH:02A270h/02A40Ch - BB TPC 6 B0;hw4/hw6
ATH:02B40Ch - BB TPC 6 B1;hw6
        PD DAC SETTING 1
 0-5
        PD DAC SETTING 2
 6-11
        PD DAC SETTING 3
 12 - 17
 18-23 PD DAC SETTING 4
 24-25
        ERROR EST MODE
 26-28 ERROR EST FILTER COEFF
ATH:02A274h/02A410h - BB TPC 7;hw4/hw6
 0-5
        TX GAIN TABLE MAX
 6-11
        INIT TX GAIN SETTING
         EN CL GAIN MOD
 12
 13
        USE TX PD IN XPA
 14
         EXTEND TX FRAME FOR TPC
 15
        USE INIT TX GAIN SETTING AFTER WARM RESET
ATH:02A280h..02A2FCh - BB PDADC TAB B0[0..31] (W); hw4
ATH:02A480h..02A4FCh - BB PDADC TAB B0[0..31] (W); hw6
ATH:02B480h..02B4FCh - BB PDADC TAB B1[0..31] (W); hw6
 0-31
        TAB ENTRY
ATH:02A300h..02A33Ch - BB CL TAB B0[0..15];hw4
ATH:02A300h..02A33Ch - BB CL TAB B0[0..15]; hw6
ATH:02B300h..02B33Ch - BB CL TAB B1[0..15]; hw6 only (B1)
 0 - 4
        CL GAIN MOD
        CARR LK DC ADD Q
 5-15
 16-26 CARR LK DC ADD I
 27-30
        BB GAIN
```

```
ATH:02A340h/02A2DCh - BB CL MAP 0 B0 ;hw4/hw6
ATH:02A344h/02A2E0h - BB CL MAP 1 B0;hw4/hw6
ATH:02A348h/02A2E4h - BB CL MAP 2 B0;hw4/hw6
ATH:02A34Ch/02A2E8h - BB CL MAP 3 B0;hw4/hw6
ATH:02B2DCh - BB CL MAP 0 B1; hw6
ATH:02B2E0h - BB CL MAP 1 B1;hw6
ATH:02B2E4h - BB CL MAP 2 B1;hw6
ATH:02B2E8h - BB CL MAP 3 B1; hw6
 0-31 CL MAP
ATH:02A358h/02A2D8h - BB CL CAL CTRL;hw4/hw6
        ENABLE PARALLEL CAL
 0
 1
        ENABLE CL CALIBRATE
        CF CLC TEST POINT
 2-3
 4-7
        CF CLC FORCED PAGAIN
 8-15
        CARR LEAK MAX OFFSET
 16-21 CF CLC INIT BEGAIN
 22-29 CF ADC BOUND
 30
        USE DAC CL CORRECTION
        CL MAP HW GEN
 31
ATH:02A388h/02A244h - BB RIFS; hw4/hw6
 25
        DISABLE FCC FIX
 26
        ENABLE RESET TDOMAIN
 27
        DISABLE FCC FIX2
 28
        DISABLE RIFS CCK FIX
 29
        DISABLE ERROR RESET FIX
  30
        RADAR USE FDOMAIN RESET
ATH:029934h/02A3C0h - BB POWERTX RATE1; Power TX 0..3; hw4/hw6
ATH:029938h/02A3C4h - BB POWERTX RATE2; Power TX 4..7; hw4/hw6
ATH:02A234h/02A3C8h - BB POWERTX RATE3; Power TX 1L,2L,2S; hw4/hw6
ATH:02A238h/02A3CCh - BB POWERTX RATE4; Power TX 55L,55S,11L,11S; hw4/hw6
        POWERTX 0 / POWERTX 4 / POWERTX 1L / POWERTX 55L
 0-5
        POWERTX 1 / POWERTX 5 / -
 8-13
                                         / POWERTX 55S
 16-21 POWERTX 2 / POWERTX 6 / POWERTX 2L / POWERTX 11L
        POWERTX 3 / POWERTX 7 / POWERTX 2S / POWERTX 11S
 24-29
ATH:02A38Ch/02A3D0h - BB POWERTX RATE5; Power TX HT20 0..3; hw4/hw6
ATH:02A390h/02A3D4h - BB POWERTX RATE6; Power TX HT20 4..7; hw4/hw6
```

Create PDF in your applications with the Pdfcrowd HTML to PDF API

```
ATH:02A3CCh/02A3E4h - BB POWERTX RATE10; Power TX HT20 8..11; hw4/hw6
ATH:02A3D0h/02A3E8h - BB POWERTX RATE11 :Power TX HT20/40 12/13 :hw4/hw6
        POWERTX HT20 0 / HT20 4 / HT20 8 / HT20 12
 0-5
        POWERTX HT20 1 / HT20 5 / HT20 9 / HT20 13
 8-13
 16-21 POWERTX HT20 2 / HT20 6 / HT20 10 / HT40 12
 24-29 POWERTX HT20 3 / HT20 7 / HT20 11 / HT40 13
ATH:02A3C0h/02A3D8h - BB POWERTX RATE7; Power TX HT40 0..3; hw4/hw6
ATH:02A3C4h/02A3DCh - BB POWERTX RATE8; Power TX HT40 4..7; hw4/hw6
ATH:02A3D4h/02A3ECh - BB POWERTX RATE12; Power TX HT40 8..11; hw4/hw6
ATH:02A3C8h/02A3E0h - BB POWERTX RATE9 ; PowerTX DUP40/EXT20 CCK/OFDM ; hw4/hw6
        POWERTX HT40 0 / HT40 4 / HT40 8 / DUP40 CCK
 0 - 5
        POWERTX HT40 1 / HT40 5 / HT40 9 / DUP40 OFDM
 8-13
 16-21 POWERTX HT40 2 / HT40 6 / HT40 10 / EXT20 CCK
 24-29 POWERTX HT40 3 / HT40 7 / HT40 11 / EXT20 OFDM
ATH:02A3BCh/02A3F4h - BB POWERTX SUB; Power TX Sub for 2chain; hw4/hw6
        POWERTX SUB FOR 2CHAIN
 0-5
ATH:02A278h/02A414h - BB TPC 8; DESIRED SCALE 0..5; hw4/hw6
 0-4
        DESIRED SCALE 0
 5-9
        DESIRED SCALE 1
 10-14 DESIRED SCALE 2
 15-19 DESIRED SCALE 3
 20-24 DESIRED SCALE 4
 25-29 DESIRED SCALE 5
ATH:02A27Ch/02A418h - BB TPC 9; DESIRED SCALE 6,7,CCK and MISC; hw4/hw6
        DESIRED SCALE 6
 0-4
        DESIRED SCALE 7
 5-9
 10-14 DESIRED SCALE CCK
        EN PD DC OFFSET THR
 20
 21-26 PD DC OFFSET THR
 27-30 WAIT CALTX SETTLE
 31
        DISABLE PDADC RESIDUAL DC REMOVAL
ATH:02A394h/02A41Ch - BB TPC 10 ;DESIRED SCALE HT20 0..5 ;hw4/hw6
ATH:02A3E4h/02A42Ch - BB TPC 14; DESIRED SCALE HT20 8..13; hw4/hw6
ATH:02A3DCh/02A424h - BB TPC 12 ;DESIRED SCALE HT40 0..5 ;hw4/hw6
ATH:02A3E0h/02A428h - BB TPC 13 ;DESIRED SCALE HT40 6..7 ;hw4/hw6
ATH:02A3E8h/02A430h - BB TPC 15; DESIRED SCALE HT40 8..13; hw4/hw6
```

```
0-4
        DESIRED SCALE HT20 0 / HT20 8 / HT40 0 / HT40 6 / HT40 8
 5-9
        DESIRED SCALE HT20 1 / HT20 9 / HT40 1 / HT40 7 / HT40 9
 10-14 DESIRED SCALE HT20 2 / HT20 10 / HT40 2 / -
                                                        / HT40 10
 15-19 DESIRED SCALE HT20 3 / HT20 11 / HT40 3 / -
                                                        / HT40 11
 20-24 DESIRED SCALE HT20 4 / HT20 12 / HT40 4 / -
                                                        / HT40 12
 25-29 DESIRED SCALE HT20 5 / HT20 13 / HT40 5 / -
                                                        / HT40 13
ATH:02A398h/02A420h - BB_TPC_11 B0; DESIRED SCALE HT20 6..7 and OLPC; hw4/hw6
ATH:02B420h - BB TPC 11 B1;hw6
        DESIRED SCALE HT20 6
 0-4
                                               ;\global setting (not in B1)
 5-9
        DESIRED SCALE HT20 7
 16-23 OLPC GAIN DELTA 0/1
 24-31 hw4: OLPC GAIN DELTA 0/1 PAL ON ;-hw4 ; separate settings (on hw6)
 24-25 hw6: OLPC GAIN DELTA 0/1 LSB EXT ;-hw6 ;/
ATH:02A39Ch/02A2C0h - BB CAL CHAIN MASK;hw4/hw6
 0-2
         CAL CHAIN MASK
ATH:02A3D8h/02A358h - BB FORCE ANALOG;hw4/hw6
         FORCE XPAON
 1-3
        FORCED XPAON
         FORCE PDADC PWD
 4
        FORCED PDADC PWD
 5-7
ATH:02A3ECh/02A434h - BB TPC 16;hw4/hw6
         PDADC PAR CORR CCK
 8-13
 16-21 PDADC PAR CORR OFDM
        PDADC PAR CORR HT40
 24-29
ATH:02A3F0h/02A438h - BB TPC 17; hw4/hw6
         ENABLE PAL
 1
         ENABLE PAL CCK
 2
         ENABLE PAL OFDM 20
         ENABLE PAL OFDM 40
 4-9
         PAL POWER THRESHOLD
         FORCE PAL LOCKED
 10
        INIT TX GAIN SETTING PAL ON
ATH:02A3F4h/02A43Ch - BB TPC 18;hw4/hw6
 0-7
        THERM CAL VALUE
        VOLT CAL VALUE
 8-15
```

```
USE LEGACY TPC
  16
  17-22 hw6: MIN POWER THERM VOLT GAIN CORR
                                                 ; - hw6
ATH:02A3F8h/02A440h - BB TPC 19/BB TPC 19 B0;hw4/hw6
ATH:02B440h - BB TPC 19 B1; hw6
  0 - 7
         ALPHA THERM
        ALPHA THERM PAL ON
  8 - 15
  16-20 ALPHA VOLT
  21-25 ALPHA VOLT PAL ON
ATH:02A3FCh/02A444h - BB TPC 20; hw4/hw6
         ENABLE PAL MCS 0..23
ATH:02A518h..02A554h - BB CALTX GAIN SET (0,2,4,6,...28,30); hw4
ATH:02A600h..02A63Ch - BB CALTX GAIN SET (0,2,4,6,...28,30); hw6
Contains 32 table entries (numbered 0..31), with two 14bit entries per word.
  0-13 CALTX GAIN SET nn table entry 0,2,4,6,...,28,30 accordingly
  14-27 CALTX GAIN SET nn
                             table entry 1,3,5,7,...,29,31 accordingly
  28-31 -
ATH:02A400h..02A47Ch - BB TX GAIN TAB (1..32); hw4
ATH:02A500h..02A57Ch - BB TX GAIN TAB (1..32); hw6
Contains 32 table entries (numbered 1..32), with one 32bit entry per word.
  0-31 TG TABLE entry entry 1..32 accordingly
On hw6, the 32bit entries are expanded to 34bit size (with extra 2bits in the BB TX GAIN TAB xxx LSB EXT registers).
ATH:02A58Ch - BB TX GAIN TAB 1 16 LSB EXT; hw6
ATH:02A590h - BB TX GAIN TAB 17 32 LSB EXT; hw6
Contains 32 table entries (numbered 1..32), with sixteen 2bit entries per word.
       TG TABLE LSB EXT (sixteen 2bit entries per word)
These 2bit values are used to expand the 32bit entries in BB TX GAIN TAB (1..32) to 34bit size.
ATH:02A6DCh/02A644h - BB TXIQCAL CONTROL 0; hw4/hw6
         IOC TX TABLE SEL
  1-6
         BASE TX TONE DB
        MAX TX TONE GAIN
  7 - 12
 13-18 MIN TX TONE_GAIN
  19-22 CALTXSHIFT DELAY
  23-29
         LOOPBACK DELAY
         hw6: ENABLE COMBINED CARR IQ CAL
  30
                                                 ;\hw6
  31
         hw6: ENABLE TXIQ CALIBRATE
```

```
ATH:02A6E0h/02A648h - BB TXIQCAL CONTROL 1;hw4/hw6
 0-5
        RX INIT GAIN DB
       MAX RX GAIN DB
 6-11
 12-17 MIN RX GAIN DB
 18-24 IQCORR I Q COFF DELPT
ATH:02A6E4h/02A64Ch - BB TXIQCAL CONTROL 2;hw4/hw6
        IOC FORCED PAGAIN
 0-3
        IQCAL MIN TX GAIN
 4-8
        IQCAL MAX TX GAIN
 9-13
ATH:02A6E8h/0298B0h - BB TXIQCAL CONTROL 3;hw4/hw6
 0-5
        PWR HIGH DB
 6-11
        PWR LOW DB
 12-21 IQCAL TONE PHS STEP
 22-23 DC EST LEN
 24
        ADC SAT LEN
 25-26 ADC SAT SEL
 27-28 IQCAL MEAS LEN
 29-30 DESIRED SIZE DB
        TX IQCORR EN
 31
ATH:02A6ECh/02A650h - BB TXIQ CORR COEFF 01 B0;hw4/hw6
ATH:02A6F0h/02A654h - BB TXIQ CORR COEFF 23 B0;hw4/hw6
ATH:02A6F4h/02A658h - BB TXIQ CORR COEFF 45 B0;hw4/hw6
ATH:02A6F8h/02A65Ch - BB TXIQ CORR COEFF 67 B0;hw4/hw6
ATH:02A6FCh/02A660h - BB TXIQ CORR COEFF 89 B0;hw4/hw6
ATH:02A700h/02A664h - BB TXIQ CORR COEFF AB B0;hw4/hw6
ATH:02A704h/02A668h - BB TXIQ CORR COEFF CD B0;hw4/hw6
ATH:02A708h/02A66Ch - BB TXIQ CORR COEFF EF B0;hw4/hw6
ATH:02B650h - BB TXIQ CORR COEFF 01 B1; hw6
ATH:02B654h - BB TXIQ CORR COEFF 23 B1; hw6
ATH:02B658h - BB TXIQ CORR COEFF 45 B1; hw6
ATH:02B65Ch - BB TXIQ CORR COEFF 67 B1; hw6
ATH:02B660h - BB TXIQ CORR COEFF 89 B1; hw6
ATH:02B664h - BB TXIQ CORR COEFF AB B1; hw6
ATH:02B668h - BB TXIQ CORR COEFF CD B1; hw6
ATH:02B66Ch - BB TXIO CORR COEFF EF B1 ;hw6
The B0 (and B1) table each contain 16 entries (numbered 0..F), with two 14bit entries per word.
```

```
IQC COEFF TABLE n
                              ;table entry (n=0,2,4,6,8,A,C,E) accordingly
 0-13
 14-27 IQC COEFF TABLE n
                              ;table entry (n=1,3,5,7,9,B,D,F) accordingly
 28-31 -
ATH:02A70Ch/02A670h - BB CAL RXBB GAIN TBL 0; hw4/hw6
ATH:02A710h/02A674h - BB CAL RXBB GAIN TBL 4;hw4/hw6
ATH:02A714h/02A678h - BB CAL RXBB GAIN TBL 8; hw4/hw6
ATH:02A718h/02A67Ch - BB CAL RXBB GAIN TBL 12; hw4/hw6
ATH:02A71Ch/02A680h - BB CAL RXBB GAIN TBL 16; hw4/hw6
ATH:02A720h/02A684h - BB CAL RXBB GAIN TBL 20; hw4/hw6
ATH:02A724h/02A688h - BB CAL RXBB GAIN TBL 24;hw4/hw6
Contains 25 table entries (numbered 0..24), with four 6bit entries per word (except, only one entry in the last word).
        TXCAL RX BB GAIN TABLE n ; table entry (n=0,4, 8,12,16,20,24)
 0-5
        TXCAL RX BB GAIN TABLE n
                                  ;table entry (n=1,5, 9,13,17,21)
 6-11
 12-17 TXCAL RX BB GAIN TABLE n
                                  ;table entry (n=2,6,10,14,18,22)
 18-23 TXCAL RX BB GAIN TABLE n
                                  ;table entry (n=3,7,11,15,19,23)
 24-31 -
ATH:02A728h/02A68Ch - BB TXIQCAL STATUS B0 (R);hw4/hw6
ATH:02B68Ch - BB TXIQCAL STATUS B1 (R); hw6
        TXIQCAL FAILED
                                      (R)
        CALIBRATED GAINS
 1-5
                                      (R)
        TONE GAIN USED
 6-11
                                       (R)
        RX GAIN USED
                                      (R)
 12-17
 18-24 hw4: LAST MEAS ADDR (7bit)
                                      (R)
                                              ; - hw4
 18-23 hw6: LAST MEAS ADDR (6bit)
                                      (R)
                                              ; - hw6
ATH:02A7D8h/02A2CCh - BB FCAL 1;hw4/hw6
        FLC PB FSTEP
 0-9
 10-19 FLC SB FSTEP
 20-24 FLC PB ATTEN
 25-29 FLC SB ATTEN
ATH:02A7DCh/02A2D0h - BB FCAL 2 B0; hw4/hw6
ATH:02B2D0h - BB FCAL 2 B1;hw6
        FLC PWR THRESH
 0-2
                                              ;-global setting (not in B1)
        FLC SW CAP VAL 0/1
 3-7
                                              ;-separate settings (on hw6)
 8-9
        FLC BBMISCGAIN
                                              ;\
 10-12 FLC BB1DBGAIN
 13-14 FLC BB6DBGAIN
                                              ; global setting (not in B1)
 15
        FLC SW CAP SET
```

```
16-18 FLC MEAS WIN
 20-24 FLC CAP VAL STATUS 0/1
                                      (R)
                                              ;-separate settings (on hw6)
ATH:02A7E0h/02A22Ch - BB RADAR BW FILTER; hw4/hw6
        RADAR AVG BW CHECK
 0
 1
        RADAR DC SRC SEL
        RADAR FIRPWR SEL
 2-3
        RADAR PULSE WIDTH SEL
 4-5
        RADAR DC FIRPWR THRESH
 8-14
 15-20 RADAR DC PWR BIAS
 21-26 RADAR BIN MAX BW
ATH:02A7E4h/02A2D4h - BB DFT TONE CTRL B0;hw4/hw6
ATH:02B2D4h - BB DFT TONE CTRL B1 :hw6
        DFT TONE EN
 0
 2-3
        DFT TONE AMP SEL
        DFT TONE FREQ ANG
 4-12
ATH:02A7E8h/02A448h - BB THERM ADC 1;hw4/hw6
        INIT THERM SETTING
 0-7
        INIT VOLT SETTING
 8 - 15
 16-23 INIT ATB SETTING
 24-25 SAMPLES CNT CODING
        USE INIT THERM VOLT ATB AFTER WARM RESET
 26
        FORCE THERM VOLT ATB TO INIT SETTINGS
 27
 28
        hw6: CHECK DONE FOR 1ST ADC MEAS OF EACH FRAME
                                                       ;\hw6
        hw6: THERM MEASURE RESET
ATH:02A7ECh/02A44Ch - BB THERM ADC 2; hw4/hw6
        MEASURE THERM FREQ
 12-21 MEASURE VOLT FREQ
 22-31 MEASURE ATB FREQ
ATH:02A7F0h/02A450h - BB THERM ADC 3;hw4/hw6
 0 - 7
        THERM ADC OFFSET
 8-16
        THERM ADC SCALED GAIN
 17-29 ADC INTERVAL
ATH:02A7F4h/02A454h - BB THERM ADC 4;hw4/hw6
        LATEST THERM VALUE
 0-7
                                      (R)
        LATEST VOLT VALUE
                                      (R)
 8-15
 16-23 LATEST ATB VALUE
                                      (R)
```

```
hw6: FORCE THERM CHAIN
 24
                                                      ;\hw6
 25-27 hw6: PREFERRED THERM CHAIN
ATH:02A7F8h/02A458h - BB TX FORCED GAIN; hw4/hw6
        FORCE TX GAIN
 1-3
        FORCED TXBB1DBGAIN
 4-5
        FORCED TXBB6DBGAIN
 6-9
        FORCED TXMXRGAIN
 10-13 FORCED PADRVGNA
 14-17 FORCED PADRVGNB
 18-21 FORCED PADRVGNC
 22-23 FORCED PADRVGND
        FORCED ENABLE PAL
 25-27 hw6: FORCED OB
 28-30 hw6: FORCED DB
                                             : hw6
        hw6: FORCED GREEN PAPRD ENABLE
ATH:02A7FCh/02A7DCh - BB ECO CTRL; hw4/hw6
        ECO CTRL
 0-7
            below in hw4.2 and hw6 only (not original hw4)
ATH:029DE4h/0298E4h - BB PAPRD AM2AM MASK; hw4.2/hw6 (not original hw4)
 0-24 PAPRD_AM2AM MASK
                                             ;-newer revision only
ATH:029DE8h/0298E8h - BB PAPRD AM2PM MASK; hw4.2/hw6 (not original hw4)
                                             ;-newer revision only
        PAPRD AM2PM MASK
ATH:029DECh/0298ECh - BB PAPRD HT40 MASK; hw4.2/hw6 (not original hw4)
                                             ;-newer revision only
 0-24
        PAPRD HT40 MASK
ATH:029DF0h - BB PAPRD CTRL0; hw4.2 (not original hw4)
ATH:0298F0h - BB PAPRD CTRL0 B0; hw6
ATH:02A8F0h - BB PAPRD CTRL0 B1;hw6
        PAPRD ENABLE
 0
        PAPRD_ADAPTIVE_USE_SINGLE_TABLE
                                             ; newer revision only
 2-26 PAPRD VALID GAIN
 27-31 PAPRD MAG THRSH
ATH:029DF4h - BB PAPRD CTRL1; hw4.2 (not original hw4)
```

Create PDF in your applications with the Pdfcrowd HTML to PDF API

```
ATH:0298F4h - BB PAPRD CTRL1 B0; hw6
ATH:02A8F4h - BB PAPRD CTRL1 B1;hw6
        PAPRD ADAPTIVE SCALING ENABLE
        PAPRD ADAPTIVE AM2AM ENABLE
 1
        PAPRD ADAPTIVE AM2PM ENABLE
                                               newer revision only
        PAPRD POWER AT AM2AM CAL
 3-8
        PA GAIN SCALE FACTOR
 9-16
 17-26 PAPRD MAG SCALE FACTOR
        PAPRD TRAINER IANDO SEL
 27
ATH:029DF8h - BB PA GAIN123; hw4.2 (not original hw4)
ATH:0298F8h - BB PA GAIN123 B0; hw6
ATH:02A8F8h - BB PA GAIN123 B1;hw6
 0-9
        PA GAIN1
 10-19 PA GAIN2
                                              ; newer revision only
 20-29 PA GAIN3
ATH:029DFCh - BB PA GAIN45; hw4.2 (not original hw4)
ATH:0298FCh - BB PA GAIN45 B0; hw6
ATH:02A8FCh - BB PA GAIN45 B1;hw6
        PA GAIN4
 0-9
                                              ; newer revision only
 10-19 PA GAIN5
 20-24 PAPRD ADAPTIVE TABLE VALID
ATH:029E00h..029E1Ch - BB PAPRD PRE POST SCALE (0..7); hw4.2 (not hw4)
ATH:029900h..02991Ch - BB PAPRD PRE POST SCALE (0..7) B0; hw6
ATH:02A900h..02A91Ch - BB PAPRD PRE POST SCALE (0..7) B1; hw6
        PAPRD PRE POST SCALING
                                              :-newer revision only
 0-17
ATH:029E20h.. - BB PAPRD MEM TAB[.....]; hw4.2 (not original hw4)
ATH:029920h.. - BB PAPRD MEM TAB B0[0..119] :hw6
ATH:02A920h.. - BB PAPRD MEM TAB B1[0..119]; hw6
        PAPRD MEM
 0-21
                                              ;-newer revision only
ATH:02A35Ch/02A2ECh - BB CL MAP PAL 0 B0; hw4.2/hw6 (not original hw4)
ATH:02A360h/02A2F0h - BB CL MAP PAL 1 B0; hw4.2/hw6 (not original hw4)
ATH:02A364h/02A2F4h - BB CL MAP PAL 2 B0; hw4.2/hw6 (not original hw4)
ATH:02A368h/02A2F8h - BB CL MAP PAL 3 B0;hw4.2/hw6 (not original hw4)
ATH:02B2ECh - BB CL MAP PAL 0 B1; hw6
ATH:02B2F0h - BB CL MAP PAL 1 B1;hw6
```

```
ATH:02B2F4h - BB CL MAP PAL 2 B1;hw6
ATH:02B2F8h - BB CL MAP PAL 3 B1;hw6
 0-31 CL MAP PAL
ATH:02A72Ch/02A690h - BB PAPRD TRAINER CNTL1; hw4.2/hw6 (not original hw4)
        CF PAPRD TRAIN ENABLE
        CF PAPRD AGC2 SETTLING
 1-7
        CF PAPRD IQCORR ENABLE
                                                newer revision only
        CF PAPRD RX BB GAIN FORCE
        CF PAPRD TX GAIN FORCE
 10
        CF PAPRD LB ENABLE
 11
 12-18 CF PAPRD LB SKIP
ATH:02A730h/02A694h - BB PAPRD TRAINER CNTL2; hw4.2/hw6 (not original hw4)
        CF PAPRD INIT RX BB GAIN
                                              :-newer revision only
ATH:02A734h/02A698h - BB PAPRD TRAINER CNTL3; hw4.2/hw6 (not original hw4)
 0-5
        CF PAPRD ADC DESIRED SIZE
 6-11
        CF PAPRD QUICK DROP
 12-16 CF PAPRD MIN LOOPBACK DEL
 17-19 CF PAPRD NUM CORR STAGES
                                              ; newer revision only
 20-23 CF PAPRD COARSE CORR LEN
 24-27 CF PAPRD FINE CORR LEN
        hw4.2: CF PAPRD BBTXMIX DISABLE
                                               ;-hw4.2
 28
        hw6: CF PAPRD REUSE CORR
 28
                                               ;\hw6
 29
        hw6: CF PAPRD BBTXMIX DISABLE
ATH:02A738h/02A69Ch - BB PAPRD TRAINER CNTL4; hw4.2/hw6 (not original hw4)
        CF PAPRD MIN CORR
 0-11
 12-15 CF PAPRD SAFETY DELTA
                                              ; newer revision only
 16-25 CF PAPRD NUM TRAIN SAMPLES
ATH:02A73Ch/02A6A0h - BB PAPRD TRAINER STAT1 ;hw4.2/hw6 (not original hw4)
 0
        PAPRD TRAIN DONE
        PAPRD TRAIN INCOMPLETE
 1
                                       (R)
 2
                                       (R)
        PAPRD CORR ERR
                                                newer revision only
        PAPRD TRAIN ACTIVE
 3
                                       (R)
        PAPRD RX GAIN IDX
                                       (R)
 4-8
        PAPRD AGC2 PWR
 9-16
                                       (R)
ATH:02A740h/02A6A4h - BB PAPRD TRAINER STAT2; hw4.2/hw6 (not original hw4)
        PAPRD FINE VAL
 0-15
                                       (R)
```

16-20 PAPRD COARSE IDX (R) ; newer revision only 21-22 PAPRD FINE IDX ATH:02A744h/02A6A8h - BB PAPRD TRAINER STAT3; hw4.2/hw6 (not original hw4) PAPRD TRAIN SAMPLES CNT (R) ;-newer revision only 0-19 below on hw4 only ATH:02A480h..02A4FCh - BB TX GAIN TAB PAL (1..32); hw4 only (not hw6) Contains 32 table entries (numbered 1..32), with one 32bit entry per word. 0-31 TG TABLE PAL ON entry 1..32 accordingly Seems to be some extra table, alternately to "BB TX GAIN TAB (1..32)". In hw6, this has been replaced by the "LSB EXT" feature (see BB TPC 11). ATH:02A558h..02A6D4h - BB TXIQCAL MEAS B0[0..95] (R) ;hw4 only (not hw6) (R) ;entry 0,2,4,...,190 (?) (R) ;entry 1,3,5,...,191 (?) TXIQC MEAS DATAO 0 0-11 12-23 TXIQC MEAS DATA1 0 24-31 -ATH:02A6D8h - BB TXIQCAL START; hw4 only (not hw6) DO TX IQCAL 0 below on hw6 only ATH:029C04h - BB LDPC CNTL1; hw6 0-31 LDPC LLR SCALING0 ATH:029C08h - BB LDPC CNTL2; hw6 0-15 LDPC LLR SCALING1 16-26 LDPC LATENCY ATH:029C18h - BB ML CNTL1; hw6 0-23 CF ML 2S WEIGHT TABLE 24-25 CF IS FLAT CH THR ML 26-27 CF IS FLAT CH THR ZF ATH:029C1Ch - BB ML CNTL2; hw6 0-23 CF ML 3S WEIGHT TABLE

ATH:029E54h - BB BT COEX 1;hw6

0-4

PEAK DET TALLY THR LOW 1

- 5-9 PEAK_DET_TALLY_THR_MED_1 10-14 PEAK_DET_TALLY_THR_HIGH_1 15-19 RF_GAIN_DROP_DB_LOW_1
- 20-24 RF_GAIN_DROP_DB_MED_1 25-29 RF_GAIN_DROP_DB_HIGH_1
- 30 BT TX DISABLE NF CAL

ATH:029E58h - BB BT COEX 2;hw6

- 0-4 PEAK DET TALLY THR LOW 2
- 5-9 PEAK_DET_TALLY_THR_MED_2
- 10-14 PEAK_DET_TALLY_THR_HIGH_2
- 15-19 RF_GAIN_DROP_DB_LOW_2
- 20-24 RF GAIN DROP DB MED 2
- 25-29 RF_GAIN_DROP_DB_HIGH_2
- 30-31 RFSAT RX RX

ATH:029E5Ch - BB BT COEX 3; hw6

- 0-1 RFSAT BT SRCH SRCH
- 2-3 RFSAT BT RX SRCH
- 4-5 RFSAT BT SRCH RX
- 6-7 RFSAT WLAN SRCH SRCH
- 8-9 RFSAT WLAN RX SRCH
- 10-11 RFSAT WLAN SRCH RX
- 12-13 RFSAT EQ SRCH SRCH
- 14-15 RFSAT EQ RX SRCH
- 16-17 RFSAT EQ SRCH RX
- 18-22 RF GAIN DROP DB NON 1
- 23-27 RF_GAIN_DROP_DB_NON_2
- 28-31 BT_RX_FIRPWR_INCR

ATH:029E60h - BB_BT_COEX_4; RFGAIN_EQV_LNA_0..3; hw6 ATH:029E64h - BB_BT_COEX_5; RFGAIN_EQV_LNA_4..7; hw6

- 0-7 RFGAIN EQV LNA 0 / RFGAIN EQV LNA 4
- 8-15 RFGAIN_EQV_LNA_1 / RFGAIN_EQV_LNA_5
- 16-23 RFGAIN_EQV_LNA_2 / RFGAIN_EQV_LNA_6
- 24-31 RFGAIN_EQV_LNA_3 / RFGAIN_EQV_LNA_7

ATH:029E68h - BB REDPWR CTRL 1; hw6

- 0-1 REDPWR MODE
- 2 REDPWR MODE CLR
- 3 REDPWR_MODE_SET
- 4-8 GAIN_CORR_DB2
- 9-12 SCFIR_ADJ_GAIN

```
13-17 QUICKDROP RF
 18
        BYPASS FIR F
 19
        ADC HALF REF F
ATH:029E6Ch - BB REDPWR CTRL 2; hw6
        SC01 SW INDEX
 0-6
        SC10 SW INDEX
 7 - 13
 14-20 LAST SCO INDEX
```

ATH:029FD0h - BB MRC CCK CTRL; hw6

- BBB MRC EN 0
- 1 AGCDP CCK MRC MUX REG
- 2-4 AGCDP CCK PD ACCU THR HI
- AGCDP CCK PD ACCU THR LOW 5-7
- AGCDP CCK BARKER RSSI THR 8-11
- 12-16 AGCDP CCK MRC BK THR HI
- 17-21 AGCDP CCK MRC BK THR LOW
- 22-27 AGCDP CCK MIN VALUE

ATH:029FD4h - BB CCK BLOCKER DET; hw6

- CCK FREQ SHIFT BLOCKER DETECTION 0
- CCK BLOCKER DET RESTART WEAK SIG 1
- CCK BLOCKER DET BKSUM NUM 2-5
- BK VALID DELAY 6-8
- CCK BLOCKER DET THR 9-13
- 14-19 CCK BLOCKER DET DELAY THR
- 20-25 CCK BLOCKER MONITOR TIME
- SKIP RAMP ENABLE 26
- 27-31 CCK DET RAMP THR

ATH:02A384h - BB SM HIST; hw6

- SM REC EN 0
- 1 SM_REC_MODE
- SM REC TIME RES 2-3
- 4-11 SM REC PART EN
- 12-14 SM REC CHN EN
- 15-18 SM REC DATA NUM
- SM REC AGC SEL
- 20-22 SM REC MAC TRIG
- 24-29 SM REC LAST ADDR (R)

ATH:02A580h - BB RTT CTRL;hw6

ENA RADIO RETENTION

1-6 RESTORE MASK

7 FORCE_RADIO_RESTORE

ATH:0298BCh - BB GREEN TX CONTROL 1; hw6

O GREEN TX ENABLE

1 GREEN CASES

ATH:02D800h - BB MIT RF CNTL; hw6

0 MIT FORCE SYNTH ON

1 MIT FORCE SYNTH ON EN

2 MIT_FORCE_ACTIVE_ON

ATH:02D804h - BB MIT CCA CNTL; hw6

0-2 MIT CCA MODE SEL

3-20 MIT_CCA_COUNT

ATH:02D808h - BB MIT RSSI CNTL 1;hw6

0-5 MIT RSSI TH

6-11 MIT RX RF ATT TH H

12-17 MIT RX RF ATT TH L

18-23 MIT RX RF ATT OFFSET

24-29 MIT_AGC_LIMIT

ATH:02D80Ch - BB MIT RSSI CNTL 2; hw6

0 MIT AGC SEL

1-11 MIT_RSSI_BASE

ATH:02D810h - BB MIT TX CNTL; hw6

0-7 MIT_TX_STA_CNT

8-21 MIT_TX_END_DLY_CNT

22 MIT TX THROUGH ENA

23-25 MIT TXHDR CHAIN MASK CCK

26-28 MIT TXHDR PAPRD TRAIN MASK CCK

29-30 MIT_TXHDR_CHAN_MODE_CCK

ATH:02D814h - BB MIT RX CNTL; hw6

0-7 MIT RX END DLY CNT

8 MIT RX THROUGH ENA

ATH:02D818h - BB MIT OUT CNTL; hw6

0-1 MIT CLK TUNE MOD

2 MIT NO DATA TO ATH

```
ATH:02D81Ch - BB_MIT_SPARE CNTL; hw6
 0-30
       MIT SPARE IN
                                    (R)
 31
        MIT SPARE OUT
ATH:029F90h - BB DC CAL STATUS B0 (R); hw6
ATH:02AF90h - BB DC CAL STATUS B1 (R); hw6
 0-4
        OFFSETC1I
                                     (R)
 5-9
        OFFSETC1Q
                                    (R)
 10-14 OFFSETC2I
                                     (R)
 15-19 OFFSETC20
                                     (R)
 20-24 OFFSETC3I
                                     (R)
 25-29 OFFSETC3Q
                                     (R)
ATH:02A584h - BB RTT TABLE SW INTF B0; hw6
ATH:02B584h - BB RTT TABLE_SW_INTF_B1;hw6
        SW RTT TABLE ACCESS
 1
        SW RTT TABLE WRITE
 2-4
        SW RTT TABLE ADDR
ATH:02A588h - BB RTT TABLE SW INTF 1 B0; hw6
ATH:02B588h - BB RTT TABLE SW INTF 1 B1; hw6
        SW_RTT_TABLE_DATA
 4-31
ATH:02A7F0h - BB TABLES INTF ADDR B0; hw6
ATH:02B7F0h - BB TABLES INTF ADDR B1; hw6
ATH:029BF0h - BB CHN TABLES INTF ADDR; hw6
ATH:02ABF0h - BB CHN1 TABLES INTF ADDR; hw6
        TABLES ADDR
 2-17
 31
        ADDR AUTO INCR
ATH:02A7F4h - BB TABLES INTF DATA B0; hw6
ATH:02B7F4h - BB TABLES INTF DATA B1;hw6
ATH:029BF4h - BB CHN TABLES INTF DATA; hw6
ATH:02ABF4h - BB CHN1 TABLES INTF DATA; hw6
       TABLES DATA
 0-31
ATH:02CE00h - BB DUMMY (R); hw6
ATH:02C800h - BB DUMMY1[0..255] (R); hw6
ATH:02D200h - BB DUMMY2[0..383] (R); hw6
```

0 DUMMY (R)
Whatever "dummy" registers, maybe intended only for padding purposes; to get the three BB_RSSI_B0/B1/B3 registers mapped to 029F80h+(0,1,3)*1000h on hw6.

_______ missing B1 registers in hw4 ______
hw4 does have only a few "B1" registers defined, although it does have a lot of "B0" registers - which would suggest the presence of corresponding "B1" registers, but those seem to exist only on hw6.
Maybe the hw4 designed was already aimed at adding "B1" registers in future.

Or maybe the "B1" registers DO EXIST even on hw4, being accessed by using something like "address of B0 register PLUS some offset", or by using the so-called "BASEBAND 2" and/or "BASEBAND 3" regions - and without mentioning that anywhere in hw4 source code?

DSi Atheros Wifi - Internal I/O - 0xxx00h - RDMA Registers (hw4/hw6)

These registers are same in hw4/hw6, except that:

- base address changed from 30100h (hw4) to 54D00h (hw6)
- number of regions has increased from 16 (hw4) to 32 (hw6)
- accordingly, index for STATUS and INT EN has has changed

ATH:030100h/054D00h - DMA CONFIG; hw4/hw6

- 0 DMA TYPE
- 1 RTC PRIORITY
- 2 ENABLE RETENTION
- 3 WLMAC PWD EN
- 4 WLBB PWD EN
- 5-31

ATH:030104h/054D04h - DMA CONTROL; hw4/hw6

- 0 STOP
- 1 START
- 2-31

ATH:030108h/054D08h - DMA_SRC ;hw4/hw6 ATH:03010Ch/054D0Ch - DMA DEST ;hw4/hw6

- 0-1
- 2-31 ADDR

ATH:030110h/054D10h - DMA LENGTH; hw4/hw6

0-11 WORDS

```
12-31 -
```

```
ATH:030114h/054D14h - VMC BASE ;hw4/hw6
 0-1
 2-31
        ADDR
ATH:030118h/054D18h - INDIRECT REG; hw4/hw6
 0 - 1
 2-31 ID
ATH:03011Ch/054D1Ch - INDIRECT RETURN; hw4/hw6
 0-1
 2-31
        ADDR
ATH:030120h..3015Ch - RDMA REGION (0..15) - located here in hw4, 16 regions
ATH:054D20h..54D9Ch - RDMA REGION (0..31) - located here in hw6, 32 regions
        NEXT
 1
        INDI
 2-12 LENGTH
 13-31 ADDR
ATH:030160h/054DA0h - DMA STATUS ;hw4/hw6
ATH:030164h/054DA4h - DMA INT EN; hw4/hw6
                      ;STATUS only (not INT EN)
 0
        RUNNING
 1
        STOPPED
        DONE
        ERR0R
        ERROR CODE
                     ;STATUS only (not INT EN)
 4-14
 15-31 -
```

DSi Atheros Wifi - Internal I/O - 03x000h - EFUSE Registers (hw4/hw6)

EFUSE exists in hw4/hw6, with some differences

- base address changed from 31000h (hw4) to 30000h (hw6)
- the single INTF region (hw4) replaced by two INTF regions (hw6)
- four new registers added in hw6
- indices for the two STROBE registers have changed

ATH:031000h/030000h - EFUSE WR ENABLE REG;hw4/hw6

```
1-31
ATH:031004h/030004h - EFUSE INT ENABLE REG;hw4/hw6
ATH:031008h/030008h - EFUSE INT STATUS REG;hw4/hw6
 1-31 -
ATH:03100Ch/03000Ch - BITMASK WR REG;hw4/hw6
 0-31 V
ATH:031010h/030010h - VDDQ SETTLE TIME REG;hw4/hw6
 0-31
ATH:031014h/030018h - RD STROBE PW REG; hw4/hw6
 0-31 V
ATH:031018h/03001Ch - PG STROBE PW REG;hw4/hw6
 0-31
ATH:031800h..031FFCh - EFUSE INTF[0..511] - only one single area in hw4
ATH:030800h..030FFCh - EFUSE INTF0[0..511] - first area in hw6 here
ATH:031000h..0317FCh - EFUSE INTF1[0..511] - second area in hw6 here
 0-31 R
ATH:030014h - VDDQ HOLD TIME REG; hw6 only
 0-31 V
ATH:030020h - PGENB SETUP HOLD TIME REG; hw6 only
 0-31
ATH:030024h - STROBE PULSE INTERVAL REG; hw6 only
 0-31 V
ATH:030028h - CSB ADDR LOAD SETUP HOLD REG; hw6 only
 0-31
```

DSi Atheros Wifi - Internal I/O - 034000h - More Stuff (hw6)

ATH:035000h - CHKSUM_ACC_DMATX_CONTROL0 ATH:035004h - CHKSUM_ACC_DMATX_CONTROL1 ATH:035008h - CHKSUM_ACC_DMATX_CONTROL2 ATH:03500Ch - CHKSUM_ACC_DMATX_CONTROL3 0 TXEN

```
ATH:035010h - CHKSUM ACC DMATX DESCO
ATH:035014h - CHKSUM ACC DMATX DESC1
ATH:035018h - CHKSUM ACC DMATX DESC2
ATH:03501Ch - CHKSUM ACC DMATX DESC3
 0-31 ADDR
ATH:035020h - CHKSUM ACC DMATX DESC STATUS
        UNDERRUNO
 1
       UNDERRUN1
 2
        UNDERRUN2
 3
        UNDERRUN3
        BUSERROR
 5-8
       DESC INTR
 16-23 PKTCNT0
 24-25 CHAIN_NUM
                                   (R)
ATH:035024h - CHKSUM ACC DMATX ARB CFG
 0
        RRMODE
 8-13
       WGT0
 14-19 WGT1
 20-25 WGT2
 26-31 WGT3
ATH:035028h - CHKSUM ACC RR PKTCNT01; PKT CNT0..1
ATH:03502Ch - CHKSUM ACC RR PKTCNT23;PKT CNT2..3
       PKTCNT0 / PKTCNT2
                        :9bit each
 16-24 PKTCNT1 / PKTCNT3
ATH:035030h - CHKSUM ACC TXST PKTCNT
 0-7
       N/A ?
 8-15
       PKTCNT1
                         ;8bit each
 16-23 PKTCNT2
 24-31 PKTCNT3
ATH:035034h - CHKSUM ACC DMARX CONTROL
 0
        RXEN
```

1 LITTLEENDIAN ATH:035038h - CHKSUM ACC DMARX DESC

0-31

ADDR

ATH:03503Ch - CHKSUM ACC DMARX DESC STATUS 0 **OVERFLOW** 1 **BUSERROR** DESC INTR 16-23 PKTCNT ATH:035040h - CHKSUM ACC INTR (R); ACC Interrupt (readonly) ATH:035044h - CHKSUM ACC IMASK ;ACC Interrupt Mask 0-3 RX VAL TX_VAL 4-16 ATH:035048h - CHKSUM ACC ARB BURST 0-9 MAX TX 10 INCR16 EN INCR8 EN 16-25 MAX RX ATH:035050h - CHKSUM ACC RESET DMA TX 1 RXATH:035054h - CHKSUM CONFIG CHKSUM SWAP TXFIFO MAX TH 4-9 16-21 TXFIFO MIN TH 22-31 SPARE MMAC **ATH:038000h - RX FRAME0** ATH:038008h - RX FRAME1 OWN 1-12 (R) LEN 13-14 SEQ_NUM (R) ATH:038004h - RX FRAME 0 ATH:03800Ch - RX FRAME 1

ATH:038010h - MMAC_INTERRUPT_RAW ATH:038014h - MMAC_INTERRUPT_EN

- 0 RX_DONE0
- 1 RX CRC FAIL0
- 2 ACK_RESP_FAIL0
- 3 RX_DONE1
- 4 RX CRC FAIL1
- 5 ACK RESP FAIL1
- 6 RX_ERR_OVERFLOW
- 7 TX DONE
- 8 TX DONE ACK MISSING
- 9 TX DONE ACK RECEIVED
- 10 TX ERROR

ATH:038018h - RX PARAM1

0-31 VAP_ADDR_L

ATH:03801Ch - RX PARAM0

- 0-15 VAP_ADDR_U
- 16-21 SIFS
- 22-23 CAPTURE MODE
- 24-26 TYPE FILTER
- 27 LIVE_MODE

ATH:038020h - TX_COMMAND0

- 0-11 LEN
- 12 CRC
- 13 EXP_ACK

ATH:038024h - TX COMMAND

0-31 ADDR

ATH:038028h - TX PARAM

- 0 ACK_MODE_EN
- 1-6 ACK_TIMEOUT
- 7-14 BACKOFF
- 15 FORCE_ACKF_RSSI
- 16-23 ACKF_RSSI

ATH:03802Ch - BEACON PARAM

0-15 INTERVAL

16-27 28 29 30	
ATH:03 0-31	8030h - BEACON ADDR
	8034h - TSF_L 8038h - TSF_U COUNT
	FPGA
2 4-7 8-9 10 11-15 16-20	EMUL_RADIO_CLOCK_RATIO LONG_SHIFT_CHAIN_OVERRIDE_INDEX ENABLE_LONG_SHIFT_CHAIN_OVERRIDE_INDEX LONG_SHIFT_DRIVE_PHASE LONG_SHIFT_SAMPLE_PHASE SPARE_FPGA_REG1
0-3 4-7 8-11 12 13	9004h - FPGA_REG2 FPGA_PLATFORM_TYPE FPGA_IP_RELEASE_VERSION FPGA_IP_REVISION FPGA_OWL_PLL_ENABLED FPGA_LOOPBACK_I2C FPGA_SPARE
ATH:03 0 1 2 3	9008h - FPGA_REG4 RADIO_0_TCK RADIO_0_TDI RADIO_0_TMS RADIO_0_TDO
	BRIDGE INTR

ATH:040000h - INTERRUPT ATH:040004h - INTERRUPT_MASK

8-15	RX_(07)_COMPLETE RX_(07)_END TX_(07)_COMPLETE TX_(07)_END
	MII
ATH:040	0100h - MIIO CNTL
0-1	SELECT
2 4-5	MASTER SPEED
8-9	SPEED RGMII_DELAY
ATH:040	0104h - STAT CNTL (whatever, MII related?)
0 1	AUTOZ CLRCNT
2	STEN
3	GIG
	MDIO
	200h - MDIO_REG[07] VALUE
ATH:040	0220h - MDIO ISR
0-7	REGS
8-15	MASK
ATH:040 0-2	224h - PHY_ADDR (whatever, MDIO related?) VAL
	BRIDGE RX/TX
	0800h - GMAC_RX_0_DESC_START_ADDRESS 0C00h - GMAC_TX_0_DESC_START_ADDRESS ADDRESS
\TH•n4n	0804h - GMAC RX 0 DMA START
	CO4h - GMAC_TX_0_DMA_START
0	START
4	RESTART

ATH:040C08h - GMAC TX 0 INTERRUPT LIMIT 0-3 COUNT 4-15 TIMEOUT ATH:040808h - GMAC_RX_0_BURST_SIZE ATH:040C0Ch - GMAC TX 0 BURST SIZE 0-1 **BURST** ATH:04080Ch - GMAC_RX_0_PKT_OFFSET 0-7 **OFFSET** ATH:040810h - GMAC RX 0 CHECKSUM TCP UDP 1 ATH:040814h - GMAC RX 0 DBG RX 0-3 STATE ATH:040C10h - GMAC TX 0 DBG TX 16-31 FIFO_TOTAL_LEN STATE 0-2 ATH:040818h - GMAC_RX_0_DBG RX CUR ADDR ATH:040C14h - GMAC TX 0 DBG TX CUR ADDR 0-31 ADDR ATH:04081Ch - GMAC RX 0 DATA SWAP ATH:040C18h - GMAC TX 0 DATA SWAP SWAP 0 1 **SWAPD** USB CAST ATH:054000h - ENDP0

0 - 7 MAXP

16 STALL

HSNAK 17

20 DSTALL

23 **CHGSETUP**

```
ATH:054008h - OUT1ENDP
ATH:054010h - OUT2ENDP
ATH:054018h - OUT3ENDP
ATH:054020h - OUT4ENDP
ATH:054028h - OUT5ENDP
ATH:05400Ch - IN1ENDP
ATH:054014h - IN2ENDP
ATH:05401Ch - IN3ENDP
ATH:054024h - IN4ENDP
ATH:05402Ch - IN5ENDP
 0-10 MAXP
 18-19 TYPE
 20-21 ISOD
 22
        STALL
 23
        VAL
 24
        ISOERR
                       ;<-- for INxENDP registers only (not OUTxENDP)
 28
        HCSET
ATH:05408Ch - USBMODESTATUS
 0
        LS
 1
        FS
        HS
        H0ST
 5
        DEVICE
ATH:054188h - EPIRQ ; Endpoint Interrupt Request
ATH:054194h - EPIEN ;Endpoint Interrupt Enable
        IN 0..15
 0-15
 16-31 OUT 0..15
ATH:05418Ch - USBIRQ ;USB Interrupt Request
ATH:054198h - PIEN; P Interrupt Enable
 0
        SUDAV
                       TR
                       ΙR
 1
        S0F
                       IR
 2
        SUT0K
 3
        SUSP
                       IR
 4
                       IR
        URES
                       IR
        HSPEED
        OVERFLOW
                       IR
```

7 LPM IR 16-31 OUTP NGIRQ ?

ATH:0541A4h - FNCTRL

0-2 MFR

3-7 FRMNR0

8-13 FRMNR1

16-22 FNADDR

24-31 CLKGATE

ATH:0541BCh - OTGREG

OTGIRQ IDLEIRQ 1 OTGIRQ SRPDETIRQ 2 OTGIRQ LOCSOFIRQ OTGIRQ VBUSERRIRQ 3 OTGIRQ PERIPHIRQ **OTGSTATE** 8-11 OTGCTRL BUSREQ 16 17 OTGCTRL ABUSDROP OTGCTRL ASETBHNPEN 18 19 OTGCTRL BHNPEN 20

20 OTGCTRL_SRPVBUSDETEN 21 OTGCTRL_SRPDATDETEN

21 OTGCTRL_SRPDATDETE
23 OTGCTRL FORCEBCONN

24 OTGSTATUS BSE0SRP

25 OTGSTATUS CONN

27 OTGSTATUS ASESSVAL

28 OTGSTATUS_BSESSEND

29 OTGSTATUS_AVBUSVAL

30 OTGSTATUS_ID

ATH:0541CCh - DMASTART ATH:0541D0h - DMASTOP

0-15 IN 0..15 16..31 OUT 0..15

ATH:054400h - EP0DMAADDR; what is Endpoint 0, normal are 1..5, not 0?

ATH:054420h - EP1DMAADDR

ATH:054440h - EP2DMAADDR

ATH:054460h - EP3DMAADDR

ATH:054480h - EP4DMAADDR

ATH:0544A0h - EP5DMAADDR

```
2-31 ADDR
```

```
ATH:05442Ch - OUT1DMACTRL
ATH:05444Ch - OUT2DMACTRL
ATH:05446Ch - OUT3DMACTRL
ATH:05448Ch - OUT4DMACTRL
ATH:0544ACh - OUT5DMACTRL
 2-15
       RINGSIZ
 16
        ENDIAN
 17
        DMASTOP
 18
        DMASTART
 20
       DMATUNLIM
 21
        DMANINCR
 22
       DMARING
 25
       HL0CK
 26-27 HSIZE
 28-31 HRPROT
ATH:0D8000h - USB IP BASE
                              I2C SLAVE
ATH:054E00h - I2CFIFOCONTROL; FIFO Control
        FIFO RESET
 0
        FIFO PREFETCH
 1
       FIFO READ LENGTH
 2-4
 5-14 FIFO READ THRESHOLD
 15
        FIFO READ STALL
 16-18 FIFO WRITE LENGTH
 19-28 FIFO WRITE THRESHOLD
        FIFO WRITE STALL
ATH:054E04h - I2CFIFOREADPTR ;FIFO Read WR+RD Pointers
ATH:054E10h - I2CFIFOWRITEPTR ;FIFO Write WR+RD Pointers
       WR PTR
 0-9
                                    (R)
 16-25 RD PTR
                                    (R)
```

ATH:054E08h - I2CFIFOREADUPDATE ;FIFO Read Update ATH:054E14h - I2CFIFOWRITEUPDATE ;FIFO Write Update

0-10 UPDATE

ATH:054E0Ch - I2CFIFOREADBASEADDR ;FIFO Read Base Address ATH:054E18h - I2CFIFOWRITEBASEADDR ;FIFO Write Base Address 0-31 BASE ATH:054E1Ch - I2CMEMCONTROL; Mem Control 0 RESET **FLUSH** 1 ATH:054E20h - I2CMEMBASEADDR ;Mem Base Address 0-31 BASE ATH:054E24h - I2CREGREADDATA ;Reg Read Data ATH:054E28h - I2CREGWRITEDATA ; Reg Write Data (R) ; uh, write is read-only? 0-31 DATA ATH:054E2Ch - I2CREGCONTROL ; Reg Control RESET 1 **READ STALL** WRITE STALL READ COUNT 3-5 (R) (R) 6-8 WRITE COUNT READ EMPTY (R) WRITE FULL 10 (R) ATH:054E30h - I2CCSRREADDATA ;Csr Read Data ATH:054E34h - I2CCSRWRITEDATA ;Csr Write Data (R) ;uh, write is read-only? 0-5 DATA (6bit, what is that?) ATH:054E38h - I2CCSRCONTROL; Csr Control 0-7 READDELAY **CLOCKREQUESTENABLE** 9-11 FILTERCLOCKSELECT 12-14 FILTERCLOCKSCALE 15-17 FILTERSDARXSELECT 18-20 FILTERSCLRXSELECT ATH:054E3Ch - I2CFILTERSIZE ;Filter Size SDA RX SIZE 0-7

Create PDF in your applications with the Pdfcrowd HTML to PDF API

SCL RX SIZE

8-15

ATH:054E40h - I2CADDR ;Address 0-6 FIFO ADDR 8-14 MEM ADDR 16-22 REG ADDR 24-30 CSR ADDR ATH:054E44h - I2CINT ;Interrupt Status ATH:054E48h - I2CINTEN ;Interrupt Enable 0 FIFO READ START INT FIFO READ FINISH INT 2 FIFO WRITE START INT FIFO WRITE FINISH INT R/W **REG READ START INT** REG READ FINISH INT **REG WRITE START INT** 7 REG WRITE FINISH INT FIFO READ EMPTY INT FIFO WRITE FULL INT ; For Status: R ; For Enable: R/W 10 FIFO READ THRESHOLD INT FIFO WRITE THRESHOLD INT 11 12 ;-R/W CSR INT ATH:054E4Ch - I2CINTCSR ;Int Csr INT ;Status (R) 0 1 INTEN ; Enable MAP I2S ATH:055000h - MBOX FIFO 0-19 DATA ATH:055004h - MBOX FIFO STATUS 0 **FULL** 2 **EMPTY** ATH:055008h - MBOX DMA POLICY RX ORDER RX QUANTUM 1 TX ORDER TX QUANTUM 3

TX FIFO THRESHO

4-7

ATH:05500Ch - MBOX0_DMA_RX_DESCRIPTOR_BASE ATH:055014h - MBOX0_DMA_TX_DESCRIPTOR_BASE 2-27 ADDRESS

ATH:055010h - MBOX0_DMA_RX_CONTROL ATH:055018h - MBOX0_DMA_TX_CONTROL

- 0 STOP 1 START
- 2 RESUME

ATH:05501Ch - MBOX FRAME

- 0 RX_SOM
- 2 RX_EOM

ATH:055020h - FIFO TIMEOUT

0-7 VALUE 8 ENABLE

ATH:055024h - MBOX_INT_STATUS ATH:055028h - MBOX_INT_ENABLE

- 0 RX_NOT_FULL
- 2 TX_NOT_EMPTY
- 4 RX_UNDERFLOW
- 5 TX OVERFLOW
- 6 TX DMA COMPLETE
- B TX_DMA_EOM_COMPLETE
- 10 RX DMA COMPLETE

ATH:05502Ch - MBOX FIFO RESET

0 TX_INIT 2 RX INIT

ATH:055030h - MBOX_DEBUG_CHAIN0 ATH:055034h - MBOX_DEBUG_CHAIN1

0-31 ADDRESS

ATH:055038h - MBOX_DEBUG_CHAIN0_SIGNALS ATH:05503Ch - MBOX_DEBUG_CHAIN1_SIGNALS

0-31 COLLECTION

MAP RF ATH:xxx400h - INT PENDING[0..11] 0-31 REG (32bit x 12 entries) ATH:xxx460h - INT SRC (R) 0-11 REG (12bit) ATH:xxx430h - BB_WR_MASK_0 ATH:xxx434h - BB WR MASK 1 ATH:xxx438h - BB WR MASK 2 ATH:xxx43Ch - BB WR MASK 3 ATH:xxx448h - BB RD MASK 0 ATH:xxx44Ch - BB RD MASK 1 ATH:xxx450h - BB RD MASK 2 ATH:xxx454h - BB RD MASK 3 0-10 REG (11bit) ATH:xxx440h - RF WR MASK 0 ATH:xxx444h - RF WR MASK 1 ATH:xxx458h - RF RD MASK 0 ATH:xxx45Ch - RF RD MASK 1 REG (9bit) 0-8 ATH:xxx000h - RAM1[0..255] 0-7 DATA (8bit) 8-31 ATH:xxx800h - RAM2[0..127] 0-6 DATA (7bit) 7-31 ODIN ATH:xxx000h - PHY CTRL0 0-2 PLL ICP 3-5 PLL RS 6-14 PLL_DIV

15-17 PLL MOD

- 18 PLL_OVERIDE
- 19 TEST SPEED SELECT
- 20 RX PATTERN EN
- 21 TX PATTERN EN
- 22 ANĀ_LOOPBACK_EN
- 23 DIG LOOPBACK EN
- 24-31 LOOPBACK_ERR_CNT (R)

ATH:xxx004h - PHY CTRL1

- 0-1 RX FILBW SEL
- 2 RX FORCERXON
- 3 RX BYPASSEQ
- 4 RX LOWR PDET
- 5-6 RX SELIR 100M
- 7 RX SELVREF0P6
- 8 RX SELVREF0P25
- 9-11 RX RSVD
- 12 NO PLL PWD
- 13 FORCE SUSPEND
- 18-19 TX PATTERN SEL
- 20 USE PLL LOCKDETECT
- 21-22 USE PLL LOCK DLY SEL
- 23-25 CLKOBS SEL
- 26 ENABLE REFCLK GATE
- 27 DISABLE_CLK_GATING
- 31 PLL_OBS_MODE_N

ATH:xxx008h - PHY CTRL2

- 0 HSTXBIAS_PS_EN
- 1 HSRXPHASE_PS_EN
- 2-7 PWD_IPLL
- 8-13 PWD ISP
- 20 TX CAL EN
- 21 TX CAL SEL
- 22-25 TX_MAN_CAL
- 26 TX_LCKDET_0VR
- 27-30 TX_RSVD
- 31 PWD_EXTBIAS

ATH:xxx00Ch - PHY_CTRL3

- 0-18 PWD ITX
- 21 TX_DISABLE_SHORT_DET
- 22-24 TX SELTEST
- 25 TX⁻STARTCAL

ATH:xxx010h - PHY CTRL4 PWD IRX 0-11 ATH:xxx014h - PHY CTRL5 TX BIAS DELAY 0-6 7-12 EB WATERMARK FORCE IDDQ 13 FORCE TEST J 14 FORCE TEST K 15 FORCE TEST SEO NAK 16 17 TEST JK OVERRIDE 18-19 XCVR SEL TERM SEL 20 SUSPEND N 21 DP PULLDOWN 22 23 DM PULLDOWN 24 HOST DISCON FIX ON 25 HOST DISCON DETECT ON 26-28 HOST DISCON SAMPLE WIDTH ATH:xxx018h - PHY CTRL6 0 AVALID 1 **BVALID** 2 **VBUSVALID** SESSEND IDDIG

DSi GPIO Registers

TX CAL

0-3

ATH:xxx01Ch - PHY STATUS (R)

(R)

```
4004C00h DSi7 - GPIO Data In (R) (even in DS mode)

0    GPI018[0] ;\maybe 1.8V signals? (1=normal)

1    GPI018[1] ; (maybe these are the three "NC" pins on CPU,

2    GPI018[2] ;/near to the other GPIO pins)

3    Unused (0)

4    GPI033[0] Probably "GPI0330" test point on mainboard

5    GPI033[1] Headphone connect (HP#SP) (0=None, 1=Connected)
```

- 6 GPI033[2] Powerbutton interrupt (0=Short Keydown Pulse, 1=Normal)
- GPI033[3] sound enable output (ie. not a useful input)

One of the above is probably the "IRQ_O" signal on mainboard (possibly the "power button" bit; if so, then that bit might be some general interrupt from the "BPTWL" chip, rather than being solely related to the power button).

Bit0-2 might be unused "NC" pins. Bit4 might be GPIO330, which might be just a test point without other connection. Bit7 might be connected to one of unknown vias (maybe that near GPIO330 test point?), and which might connect to somewhere (probably to TSC/sound as the bit seems to enable sound output though, the cooking coach cart sets interrupt edge select bit7; which hints that the pin could be used for something; the interrupt isn't actually enabled though). Some bits seem to be floating high-z (when switching from output/low to input they won't <instantly> get high).

4004C00h DSi7 - GPIO Data Out (W)

- 0-2 GPI018[0-2] Data Output (0=Low, 1=High)
- 3 Unused (0)
- 4-7 GPI033[0-3] Data Output (0=Low, 1=High)

Used only when below is set to direction=out. Should be 80h (sound enable).

4004C01h DSi7 - GPIO Data Direction (R/W)

- 0-2 GPI018[0-2] Data Direction (0=Normal/Input, 1=Output)
- 3 Unused (0)
- 4-7 GPI033[0-3] Data Direction (0=Normal/Input, 1=Output)

Should be usually set to 80h (bit0-6=Input, bit7=Output). When using output direction, the "Data In" register will return the "Data Out" value ANDed with external inputs.

Observe that HP#SP could be used as Output (output/low will probably cause the DSi to believe that there is no headphone connected, thus forcing the internal speakers to be enabled; possible with/without disabling the headphones?).

4004C02h DSi7 - GPIO Interrupt Edge Select (R/W)

- 0-2 GPI018[0-2] Interrupt Edge Select (0=Falling, 1=Rising)
- 3 Unused (0)
- 4-7 GPI033[0-3] Interrupt Edge Select (0=Falling, 1=Rising)

4004C03h DSi7 - GPIO Interrupt Enable (R/W)

- 0-2 GPI018[0-2] Interrupt Enable (0=Disable, 1=Enable)
- 3 Unused (0)
- 4-7 GPI033[0-3] Interrupt Enable (0=Disable, 1=Enable)

4004C04h - DSi7 - GPIO WIFI (R/W)

- O Unknown (firmware keeps this bit unchanged when writing)
- 1-7 Zero
- 8 Wifi Mode (0=New Atheros/DSi-Wifi mode, 1=Old NDS-Wifi mode)
- 9-15 Zero

Bit8 must be properly configured for DWM-W024 wifi boards (must be 1 for NDS-Wifi mode, and must be 0 for DSi-Wifi; else SDIO Function 1 commands won't work).

DWM-W015 boards seem to work fine regardless of that bit (unknown if the bit does have any (minor) effects on that boards at all).

DSi Console IDs

The DSi contains several unique per-console numbers:

```
CPU/Console ID - Found in Port 4004D00h, in AES Keys, and in Files eMMC CID Register - Found in Main RAM, and in eMMC CID register Serial/Barcode - Found in Main RAM, and on stickers, and in HWINFO_S.dat Wifi MAC Address - Found in Main RAM, and in Wifi FLASH - Found in Wifi FLASH
```

4004D00h - DSi7 - CPU/Console ID Code (64bit) (R)

0-63 CPU/Console ID Code

This appears to be a PROM inside of the CPU TWL chip. The value is used to initialize KEY_X values for eMMC encryption/decryption. Common 64bit settings are:

```
08201nnnnnnnnlnhh for DSi (EUR) and DSi XL (USA)
08202nnnnnnnnlnhh for DSi XL
08204nnnnnnnnlnhh for DSi XL
08204nnnnnnnnlnhh for DSi
08A15????????h for DSi
08A18nnnnnnnnnlnhh for DSi (USA)
08A20nnnnnnnnlnhh for DSi (USA)
08A22nnnnnnnnnnnnhh for DSi
08A21nnnnnnnnnnnh for DSi
08A22????????h for DSi
08A27D20002000000h for n3DS
```

The "n" digits appear to be always in BCD range (0..9), the other digits appear to be fixed (on known consoles).

The 64bit value is also stored as 16-byte ASCII string in "dev.kp". And, the ASCII string is also stored in footer of "Tad Files on SD Cards".

Port 4004D00h should be read only if the flag in 4004D08h is zero. Moreover, Port 4004D00h can be read only by firmware, and get's disabled for all known games, so most exploits will only see zeroes in 4004D00h..4004D08h.

Easiest way to obtain the 64bit value would be extracting it from SD Card (using modified "DSi SRL Extract" source code).

DSi SD/MMC DSiware Files on External SD Card (.bin aka Tad Files)

Obtaining the 64bit value by DSi software is working only indirectly:

With sudokuhax it can be simply "read" from 40044E0h (LSW) and 40044ECh (MSW). Whereas, that ports are write-only, so it needs some small efforts to "read" them.

With DSi cartridge exploits it's a bit more difficult: The values at 40044D4h..40044FBh are destroyed, but 40044D0h..40044D3h is left intact, which can be used to compute the original MSW value at 40044ECh, using a bunch of constants and maths operations (caution: the result may depend on carry-in from

unknown LSBs, eg. the MSW may appear as 08A2nnnnh or 08E2nnnnh). Next, one can simply brute-force the LSW (there should be only 10 million combinations (assuming it to be a BCD number with one fixed digit), which could be scanned within less than 6 minutes using the DSi AES hardware). Note: JimmyZ made some PC tools ("TWLbf" and "bfCL") that can bruteforce the Console ID or CID (or both) from encrypted eMMC images.

4004D08h - DSi7 - CPU/Console ID Flag (1bit) (R)

- O CPU/Console ID Flag (0=Okay/Ready, 1=Bad/Busy)
- 1-15 Unknown/Unused (0)

Some flag that indicates whether one can read the CPU/Console ID from Port 4004D00h. The flag should be usually zero (unknown when it could be nonzero, maybe shortly after power-up, or maybe when the internal PROM wasn't programmed yet; which should never happen in retail units).

eMMC CID Register

The CID can be read via SD/MMC commands, and it's also stored at 2FFD7BCh in RAM; the RAM value is little-endian 120bit (ie. without the CRC7 byte), zeropadded to 16-bytes (with 00h in MSB); the value looks as so;

```
MY ss ss ss ss 03 4D 30 30 46 50 41 00 00 15 00 ;DSi Samsung KMAPF0000M-S998 MY ss ss ss ss 32 57 37 31 36 35 4D 00 01 15 00 ;DSi Samsung KLM5617EFW-B301 MY ss ss ss ss 30 36 35 32 43 4D 4D 4E 01 FE 00 ;DSi ST NAND02GAH0LZC5 rev30 MY ss ss ss ss 03 47 31 30 43 4D 4D 00 01 11 00 ;3DS
```

The value is used to initialize AES_IV register for eMMC encryption/decryption.

The "MY" byte contains month/year; with Y=0Bh..0Dh for 2008..2010 (Y=0Eh..0Fh would be 2011..2012, but there aren't any known DSi/3DS consoles using that values) (unknown how 2013 and up would be assigned; JEDEC didn't seem to mind to define them yet). The "ss" digits are a 32bit serial number (or actually it looks more like a 32bit random number, not like an incrementing serial value).

Without a working exploit (for reading RAM at 2FFD7BCh), the CID could be obtained by connecting wires to the eMMC chip. However, this might require whatever custom hardware/software setup (unknown if any standard tools like PC card readers are able to read the CID value).

Note: JimmyZ made some PC tools ("TWLbf" and "bfCL") that can bruteforce the Console ID or CID (or both) using hex values extracted from encrypted eMMC images.

To speedup CID bruting, one can extract the MY datecode from "Samsung YWW, KMAPF0000M-S998" text printed on the eMMC chip: the "YWW" is year/week, eg. 8xx means 2008, and translates to year "B" in the "MY" field.

For the ST chips, there seems to me a similar year/week (reading "KOR 99 YWW", but the year/week on ST chips is usually about a month older than the month/year in CID). Known ST date codes are AC/BC (Oct2009/Nov2009) for the "rev0" ones, and CC/1D (Dec2009/Jan2010) for the "rev1" ones (ie. the ST chips seem to have been mostly used in early DSi XL models).

Serial/Barcode

The barcode is found on a sticker on the bottom of console (and on an identical sticker underneath of the battery). It's also stored as ASCII string in HWINFO_S.dat file, and at 2FFFD71h in RAM. The barcode contains 2-3 letters, followed by 9 decimal digits. Known barcodes are:

```
TEFnnnnnnnn DSi (europe)
TEHnnnnnnnn DSi (europe)
TWnnnnnnnnn DSi (us)
WEFnnnnnnnn DSi XL (europe)
```

```
WWnnnnnnn DSi XL (us)
```

VJNnnnnnnnn DSi (debugger)

3DS are CWnnnnnnnn according to Nintendo (or maybe with 3 letters in europe).

Unknown if the barcode is internally used for any purposes (such like encryption, or network identification).

The last digit is probably a checksum (at least, that would be common for general barcodes).

dev.kp

This file contains another "TWxxxxxxxx" ID (with "xxxxxxxx" being a 32bit lowercase hex number), this 32bit Console ID is also used in .tik files (except in tickets for free system updated).

Wifi MAC Address - Found in Main RAM, Wifi FLASH, and Wifi EEPROM

The MAC is a unique 48bit number needed for Wifi communications. The MAC is stored in SPI bus Wifi FLASH, and it's also stored at 2FFFCF4h in RAM. The same MAC value is also stored in I2C bus Wifi EEPROM. The MAC can be also viewed in Firmware (see System Settings, Internet, Options, System Information). Common values for DSi are:

```
00 22 4C xx xx xx ;seen in DSi XL
00 23 CC xx xx xx ;seen in DSi
00 24 1E xx xx xx ;seen in DSi
00 27 09 xx xx xx ;seen in DSi
```

The value isn't used for eMMC encryption (the eMMC is still accessible when swapping the Wifi daughterboard). However, the MAC value is included in game ".bin" files stored on SD card (unknown if that is causing any issues when loading those games on a console with swapped Wifi daughterboard).

Nintendo WFC ID

This is some unknown purpose value stored in Wifi FLASH. The value can be viewed in Firmware (see System Settings, Internet, Options, System Information). The firmware does only show the lower 43bit of the value, in decimal format, multiplied by 1000, whilst the actual WFC in FLASH seems to be about 14 bytes (112bit). The firmware does also allow to "delete" and "transfer" the "WFC Configuration" (whatever that means).

Flipnote Studio ID

This ID consists of a 16-digit HEX number (can be viewed by clicking the "tool" symbol in upper right of Flipnote's main menu). The first 8-digits have unknown meaning. The last 8-digits are same as the last 8-digits of the wifi MAC address.

DSi Unknown Registers

40021A0h ... second NDS cart slot, DSi prototype relict (?)

ARM9: Can be set to 00000000h or 0000E043h ARM7: Can be set to 00000000h or 0000E043h

40021A4h ... second NDS cart slot, DSi prototype relict (?)

```
ARM9: Can be set to 20000000h or FF7F7FFFh ARM7: Can be set to 00000000h or FF7F7FFFh Can be all-zero on arm7, uh, or is that due to port being disabled somehow?
```

4004600h - DSi7 - MIC CNT - Microphone Control (can be 0000E10Fh)

```
Bits per sample? Or "stereo"? (0..2, 3=None)
                                                       (R/W)
     Sampling Rate (0..3=F/1, F/2, F/3, F/4)
2-3
                                                       (R/W)
     Unknown/Unused (0)
                                                       (0?)
     Status...
                   (1=Empty?)
                                                       (R)
     Status...
                   (1=Not empty?)
                                                       (R)
10
     Status...
                   (1=More data?)
                                                       (R)
11
     Status...
                   (1=0verrun?)
                                                       (R)
     Reset? (maybe clear MIC DATA fifo?)
12
                                                       (W?)
                      ? ;\maybe one is not-empty and (R/W)
13
     IRO Enable
     IRQ Enable, too ? ;/half-full or overrun ?
14
                                                       (R/W)
15
      Enable
                                                       (R/W)
```

The Sampling Rate depends on the I2S frequency in SNDEXCNT.Bit13,

I2S=32.73kHz --> F/1=32.73kHz, F/2=16.36kHz, F/3=10.91kHz, F/4=8.18kHz I2S=47.61kHz --> F/1=47.61kHz, F/2=23.81kHz, F/3=15.87kHz, F/4=11.90kHz

The Sampling Rate becomes zero (no data arriving) when SNDEXCNT.Bit15=0, or when MIC_CNT.bit0-1=3... and probably also when MIC_CNT.bit15=0?

4004604h - DSi7 - MIC DATA - Microphone Data (R?)

0-31 Data

Currently, this is always returning 000000000h or FFFFFFFh. Theoretically, it should contain two 16bit samples (or four 8bit samples in case 8bit is also supported). Appears to be required to enable the external A/D converter, probably via Touchscreen SPI commands (there might be a MIC enable flag, there should be a Gain setting with at least 120 possible selections, and there might be also some other stuff like BIAS for signed/unsigned data selection).

DSi Notes

DSi Detection

Cartridges are using the same executable for NDS and DSi mode, the executable must thus detect whether it is running on a NDS console or DSi console. At ARM9 this is usually done as follows:

if ([4004000h] AND 03h)=01h then DSi_mode else NDS_mode

On ARM7 side, the executables are attempting to do the same thing, but they are (maybe accidently) skipping the detection depending on a 2nd I/O port:

- ;Caution: Below detection won't work with DSi exploits (because they are
- ; usually having the ARM7 SCFG registers disabled it would be thus better
- ; to do the dection only on ARM9 side as described above, and then forward
- ; the result to ARM7 side).
- if ([4004008h] AND 80000000h)=0 then skip_detection_and_assume_NDS_mode
- else if ([4004000h] AND 03h)=01h then DSi_mode else NDS_mode

In DSi_mode, the game can use additional hardware features, and it must be also aware of some changed BIOS SWI functions. In NDS_mode, the game can use only old hardware features, in case of DSi-exclusive games: The cartridge must contain a small NDS function that displays a message saying that the game will work only on DSi consoles.

DSi Executables

The boot executables & entrypoints are always defined in the ARM9/ARM7 entries in cartridge header, regardless of whether the game is running on a NDS console or DSi console. The ARM9/ARM7 executables are thus restricted to max 2MByte size (for not violating the NDS memory limit). The ARM9i/ARM7i entries are allowing to load additional code or data, presumably to addresses (almost) anywhere within the DSi's 16MByte memory space. Of course, if you want to use separate executables for NDS and DSi mode, then you can put some small bootstrap loader into the ARM9/ARM7 area, which will then load the actual main executables.

DSi Official Games

There are only a few DSi-Exclusive games, and quite a lot of DSi-Enhanced games. The package of that games doesn't seem bear any DSi-logos, so it's hard to tell if a game contains DSi features (except via inofficial databases).

DSi Homebrew Games

These are extremly rare, hard to find, and practically non-existant yet. Most webpages are mis-offering NDS games as "homebrew DSi games" (which, well, they may work on DSi, but only in NDS mode).

There are a few "real" DSi homebrew games/emus/demos: Atari 5200 EMU, Atari 7800 EMU, CQuake, DSx86, GBA Emulator, Project Legends DS, Sandbox Engine, StellaDS, Zoomx3 - most or all of them seem to require weird DSi exploits (probably CycloDS iEvolution flashcarts), the games appear to be completely lacking DSi cartridge headers, without even setting the DSi flag in cartheader[012h].bit1 (and instead they do contain pre-historic NDS-passme headers for booting from GBA slot, which is definetely incompatible with real DSi consoles).

DSi Exploits

DSi executables require RSA signatures (signed with Nintendo's private key), which is making it impossible to run any unlicensed/homebrew code, except via exploits (eg. modified .sav data for tweaking licensed games into booting unlicensed code).

Unlaunch.dsi - first ever released DSi bootcode exploit

This exploit allows to get control of the DSi almost immediately after power-up with full SCFG_EXT access rights. That's making it the best possible exploit for any purpose.

It can be installed via any DSiware exploits (eg. Flipnote), or via hardmod.

Ready for use DSiware Exploits (crashing system titles from SD card)

Currently there's only one exploitable title that can be exploited via simple SD card files (without needing hardmod or downgrading): Flipnote Flipnote exists for US+EUR+AUS+JAP regions (not CHN or KOR), and it has been available for free (either pre-installed, or free download from DSi shop), so

many people should have that title (though, surprisingly, quite some people don't have it because they had never downloaded it for free when the DSi shop was still online; and some might have deleted it).

Anyways, if you have flipnote: Use the "Flipnote Lenny (or whatever it is called)" exploit, working for all four flipnote regions (US+EUR+AUS+JAP), the download URL seems to be this weird link:

https://davejmurphy.com/%25CD%25A1-%25CD%259C%25CA%2596-%25CD%25A1/

downloading seems to require buying a newer PC, and a browser with strong https support and youtube playing capabilities for watching the installation guide (unless the download contains instructions in regular .txt format).

Other DSiware Exploits (DSi shop downloads crashed with .sav files)

Installing DSiware exploits requires downgrading the firmware (and in case of sudoku: also downgrading the game). Downgrading can be done by soldering a few wires to the eMMC chip and then using utilities like "TWLTool". Most recommended title would be Sudoku (it's cheapest and doesn't require any menu navigation; apart from getting through a "touch to start" screen).

```
Region
             Price Title
US, EU/AU
                  Sudoku (Electronic Arts)
             $2
                                             (updated version in DSi shop)
                                       (original version still in DSi shop)
US, EU/AU
                  Fieldrunners
                  Guitar Rock Tour ("grtpwn")
US, EU/AU
                                                    (no longer in DSi shop)
                  Legends of Exidia (original version still in DSi shop)
US,EU/AU,JP $8
            Free Zelda 4 Swords
US,...?
                                                    (no longer in DSi shop)
```

Once when the game+exploit are installed, the exploits will boot a file called "boot.nds" from SD card (eg. rename dslink to that name for wifi boot). The DSi shop closed in 2017, so one can no longer legally buy DSiware. One could install pirate copies with tweaked .tik files for exploitable games, but it would be pointless (doing so would require a hardmod, and if you have a hardmod, then you could as well install unlaunch directly).

Note: Originally, dsiwarehax were installed via SD card without soldering, but that works only when having downloaded the exploitable games prior to release of firmware 1.4.2.

As of 2017, the DSi shop is closing (one cannot add new DSi points to the shop account, but can still use old DSi points that are already on the account for a few months).

Note: Buying DSiware was quite expensive (ie. buying a \$15 wii/dsi point card worked, but you couldn't resell or reuse the remaining dsi points on other consoles).

DSi Cartridge Exploits

Exploitable DSi cartridges have been mass-produced as gifts for fat, senile or unhealthy family members, and naturally most people will be glad to get rid of such games for less than \$5 (including shipping).

```
Biggest Loser (US,EU) (works with firmware 1.4.5) (=on all DSi's, as of 2015) Cooking Coach (US,EU) (blocked in firmware 1.4.4 and up) Classic Word Games (US,EU) (blocked in firmware 1.4.4 and up) (uncomfortable)
```

The cartridge contain rather small EEPROMs, barely enough to boot actual code via wifi. Wintermute's "dslink" utility is solving EEPROM size limits by storing extra boot code in the Wifi FLASH memory on DWM-W015 daughterboard (later DSi's with DWM-W024 daughterboards have small Wifi FLASH; workarounds would be to install a bigger FLASH chip in the daughterboard, or to try to squeeze the whole bootcode into the cartridge EEPROM). The different cartridges, and their localized titles are:

Biggest Loser (fitness game for fat people with dead animal food):

```
TWL-VBLV-EUU Biggest Loser (US) ; (European title has "USA" suffix)
TWL-VBLE-USA Biggest Loser (US) ; (US title doesn't have "USA" suffix)

Cooking Coach (make healthy food with dead animals):

TWL-VCKE-USA My Healthy Cooking Coach (US)

TWL-VCKV-UKV My Cooking Coach - Prepare Healthy Recipes (UK)

TWL-VCKS-SPA Mi Experto en Cocina - Comida Saludable (ES)

TWL-VCKF-FRA Mon Coach Personnel - Mes Recettes Plaisir et Ligne (FR)

TWL-VCKI-ITA Il Mio Coach di Cucina - Prepara Cibi Sani e Gustosi (IT)

TWL-VCKD-NOE Mein Koch-Coach - Gesund und Lecker Kochen (DE)

Classic Word Games (crossword game) (more expensive, and less comfortable to use than Cooking Coach and Biggest Loser):

TWL-VCWE-USA Classic Word Games (US)

TWL-VCWV-UKV Classic Word Games (UK/EU)

The UK, ES, FR, IT, DE versions are working on all european consoles.
```

DSi Exploit Restrictions (for anything except Unlaunch exploit)

Initial memory content and register settings may be changed by the exploited game (and/or by the exploit's boot code), so the DSi won't be in the same state as when booting real licensed games.

Exploits are booted with some hardware features disabled:

```
ARM7 cannot access to SCFG/MBK configuration and Console ID registers
For DSiware Exploits: Cannot access DS Cartridge slot
For Cartridge Exploits: Cannot access SD/MMC registers
```

Currently, the only known way to get control of that hardware features would be using scanlime's Main Memory Hack (ie. soldering about 50 wires to the DSi mainboard).

Whitelist exploit (unreleased)

Rocketlauncher was supposed to get full control over the DSi via buffer overflows during NDS cart whitelist checks (via invalid Offset+Length values in the "NDHI" section of the Whitelist file, matched to the currently inserted NDS cartridge).

Unfortunately, that exploit was never finished/released - and, as by now, Unlaunch.dsi can do the same thing (even earlier after power-up, working with all retail firmware versions/regions, and without needing a NDS cart to trigger the whitelist check).

DSi Flashcarts

The majority of DSi Flashcarts are "DSi compatible", which does barely mean that they can boot DS games on DSi consoles in DS mode (but cannot run DSi software in DSi mode). The only flashcart with "DSi mode" support is/was CycloDS iEvolution (based on Cooking Coach exploit, without support for newer firmwares).

Essentially, flashcarts aren't of too much use: Booting from built-in SD Card slot would also work without flashcarts, and Wifi boot would be more comfortable anyways.

DSi Regions

There are six DSi regions. Half of them are still unknown, although info about them could be easily found in the corresponding DSi Firmwares:

Go to "System Settings"

Check the firmware version on upper screen (eg. "Ver 1.4E" for Europe)

Check the "Language" option, that should list languages for your region.

Check the "Country" option, that should list all countries of your region.

The options are usually in page 4 (with options for Language, Country, System Update, and Format System Memory).

JP Region - 1 country, 1 language

Languages:

Japanese (only japanese, there is no language option at all)

Contries:

Japan (only japan, there is no country option at all)

Chinese Region (iQue)

Languages: Unknown (supposedly Chinese/Mandarin?, and maybe English or so)

Contries: Unknown (supposedly China only)

China appears to refer to chinese mainland only (hongkong/taiwan are reportedly selling japanese consoles, and chinese mainland users may have imported consoles before iQue DSi launch - meaning that many chinese speaking users will be hardly able to play chinese DSi games; unless the games were released as "region-free" titles).

Korean Region - 1 country, 1 language

Languages:

Koerean (only korean, there is no language option at all)

Contries:

Korea (only korea, there is no country option at all)

Korea appears to refer to South Korea only (ie. there are no separate country/parental settings for North Korea).

Australia Region - 2 countries, 1 language (as of DSi Firmware Ver 1.4.5A)

Languages:

English (only english, there is no language option at all)

Countries:

Australia

New Zealand

US Region - 47 countries, 3 languages (as of DSi Firmware Ver 1.3U)

Languages:

English

Francais (=French)

Espanol (=Spanish)

Countries: Anguilla Antigua and Barbuda Argentina Aruba Barbados Belize Bolivia Brazil British Virgin Islands Canada Cayman Islands Chile Columbia Costa Rica Dominica Dominican Republic Ecuador El Salvador French Guiana Grenada Guadeloupe Guatemala Guyana Haiti Honduras Jamaica Martinique Mexico Montserrat Netherlands Antilles Nicaragua Panama Paraguay Peru Saint Kitts and Nevis Saint Lucia Saint Vincent and the Grenadines Singapore Suriname The Bahamas Trinidad and Tobago Turks and Caicos Islands United Arab Emirates United States

```
Uruguay
  US Virgin Islands
  Venezuela
Europe Region - 47 countries, 5 languages (as of DSi Firmware Ver 1.4E)
Languages:
  English
  Francais (=French)
  Deutsch (=German)
  Espanol (=Spanish)
 Italiano (=Italian)
Countries:
  Albania
  Austria
  Belgium
  Bosnia and Herzegovnia
  Botswana
  Bulgaria
  Croatia
  Cyprus
  Czech Republic
  Denmark
  Estonia
  Finland
  France
  Germany
  Greece
  Hungary
  Iceland
  Ireland
  Italy
  Latvia
  Lesotho
  Liechtenstein
  Lithuania
  Luxembourg
  Macedonia
  Malta
  Montenegro
  Mozambique
  Namibia
  Netherlands
  Norway
  Poland
```

Portugal
Romania
Russia
Serbia
Slovakia
Slovenia
South Africa
Spain
Swaziland
Sweden
Switzerland
Turkey
United Kindgom
Zambia
Zimbabwe

Note that Nintendo might expand those regions (for example, newer 'european' firmware versions might include additional african countries; unless those missing countries are already part of other/unknown regions).

The purpose of the "Country" option is unknown (maybe Nintendo has servers in different countries for online games). One known effect is that the Age Ratings in "Parental Controls" are localized per country (eg. "USK ab 18" for germany, or "18'TM" for france/finland).

The "Language" option affects the Firmware GUI, and the game title (from Icon/Title structure). Some games are also (trying to) adopt the Firmware's language setting for choosing the in-game language; but that can fail badly if the game doesn't support the selected language.

ARM CPU Reference

General ARM7TDMI Information

ARM CPU Overview

ARM CPU Register Set

ARM CPU Flags & Condition Field (cond)

ARM CPU 26bit Memory Interface

ARM CPU Exceptions

ARM CPU Memory Alignments

ARM 32bit Instruction Set (ARM Code)

ARM Instruction Summary

ARM Opcodes: Branch and Branch with Link (B, BL, BX, BLX, SWI, BKPT)

ARM Opcodes: Data Processing (ALU)

ARM Opcodes: Multiply and Multiply-Accumulate (MUL, MLA)

ARM Opcodes: Special ARM9 Instructions (CLZ, QADD/QSUB)

ARM Opcodes: PSR Transfer (MRS, MSR)

ARM Opcodes: Memory: Single Data Transfer (LDR, STR, PLD)

ARM Opcodes: Memory: Halfword, Doubleword, and Signed Data Transfer

ARM Opcodes: Memory: Block Data Transfer (LDM, STM)

ARM Opcodes: Memory: Single Data Swap (SWP)

ARM Opcodes: Coprocessor Instructions (MRC/MCR, LDC/STC, CDP, MCRR/MRRC)

ARM 16bit Instruction Set (THUMB Code)

When operating in THUMB state, cut-down 16bit opcodes are used.

THUMB is supported on T-variants of ARMv4 and up, ie. ARMv4T, ARMv5T, etc.

THUMB Instruction Summary

THUMB Opcodes: Register Operations (ALU, BX)

THUMB Opcodes: Memory Load/Store (LDR/STR)

THUMB Opcodes: Memory Addressing (ADD PC/SP)

THUMB Opcodes: Memory Multiple Load/Store (PUSH/POP and LDM/STM)

THUMB Opcodes: Jumps and Calls

Note

Switching between ARM and THUMB state can be done by using the Branch and Exchange (BX) instruction.

Further Information

ARM Pseudo Instructions and Directives

ARM CP15 System Control Coprocessor

ARM CPU Instruction Cycle Times

ARM CPU Versions

ARM CPU Data Sheet

ARM CPU Overview

The ARM7TDMI is a 32bit RISC (Reduced Instruction Set Computer) CPU, designed by ARM (Advanced RISC Machines), and designed for both high performance and low power consumption.

Fast Execution

Depending on the CPU state, all opcodes are sized 32bit or 16bit (that's counting both the opcode bits and its parameters bits) providing fast decoding and execution. Additionally, pipelining allows - (a) one instruction to be executed while (b) the next instruction is decoded and (c) the next instruction is fetched

from memory - all at the same time.

Data Formats

The CPU manages to deal with 8bit, 16bit, and 32bit data, that are called:

8bit - Byte

16bit - Halfword

32bit - Word

The two CPU states

As mentioned above, two CPU states exist:

- ARM state: Uses the full 32bit instruction set (32bit opcodes)
- THUMB state: Uses a cutdown 16bit instruction set (16bit opcodes)

Regardless of the opcode-width, both states are using 32bit registers, allowing 32bit memory addressing as well as 32bit arithmetic/logical operations.

When to use ARM state

Basically, there are two advantages in ARM state:

- Each single opcode provides more functionality, resulting in faster execution when using a 32bit bus memory system (such like opcodes stored in GBA Work RAM).
- All registers RO-R15 can be accessed directly.

The downsides are:

- Not so fast when using 16bit memory system (but it still works though).
- Program code occupies more memory space.

When to use THUMB state

There are two major advantages in THUMB state:

- Faster execution up to approx 160% when using a 16bit bus memory system (such like opcodes stored in GBA GamePak ROM).
- Reduces code size, decreases memory overload down to approx 65%.

The disadvantages are:

- Not as multi-functional opcodes as in ARM state, so it will be sometimes required use more than one opcode to gain a similar result as for a single opcode in ARM state.
- Most opcodes allow only registers R0-R7 to be used directly.

Combining ARM and THUMB state

Switching between ARM and THUMB state is done by a normal branch (BX) instruction which takes only a handful of cycles to execute (allowing to change states as often as desired - with almost no overload).

Also, as both ARM and THUMB are using the same register set, it is possible to pass data between ARM and THUMB mode very easily.

The best memory & execution performance can be gained by combining both states: THUMB for normal program code, and ARM code for timing critical subroutines (such like interrupt handlers, or complicated algorithms).

Note: ARM and THUMB code cannot be executed simultaneously.

Automatic state changes

Beside for the above manual state switching by using BX instructions, the following situations involve automatic state changes:

- CPU switches to ARM state when executing an exception
- User switches back to old state when leaving an exception

ARM CPU Register Set

Overview

The following table shows the ARM7TDMI register set which is available in each mode. There's a total of 37 registers (32bit each), 31 general registers (Rxx) and 6 status registers (xPSR).

Note that only some registers are 'banked', for example, each mode has it's own R14 register: called R14, R14_fiq, R14_svc, etc. for each mode respectively. However, other registers are not banked, for example, each mode is using the same R0 register, so writing to R0 will always affect the content of R0 in other modes also.

System/User	FIQ	Supervisor	Abort	IRQ	Undefined		
R0 R1 R2 R3 R4 R5 R6	R0 R1 R2 R3 R4 R5 R6 R7	R0 R1 R2 R3 R4 R5 R6 R7	R0 R1 R2 R3 R4 R5 R6 R7	R0 R1 R2 R3 R4 R5 R6 R7	R0 R1 R2 R3 R4 R5 R6 R7		
R8 R9 R10 R11 R12 R13 (SP) R14 (LR)	R8_fiq R9_fiq R10_fiq R11_fiq R12_fiq R13_fiq R14_fiq	R8 R9 R10 R11 R12 R13_svc R14_svc	R8 R9 R10 R11 R12 R13_abt R14_abt	R8 R9 R10 R11 R12 R13_irq R14_irq	R8 R9 R10 R11 R12 R13_und R14_und		

R15 (PC)	R15	R15	R15	R15	R15
CPSR	J. J	CPSR SPSR_svc	J. J	J. J	

R0-R12 Registers (General Purpose Registers)

These thirteen registers may be used for whatever general purposes. Basically, each is having same functionality and performance, ie. there is no 'fast accumulator' for arithmetic operations, and no 'special pointer register' for memory addressing.

However, in THUMB mode only R0-R7 (Lo registers) may be accessed freely, while R8-R12 and up (Hi registers) can be accessed only by some instructions.

R13 Register (SP)

This register is used as Stack Pointer (SP) in THUMB state. While in ARM state the user may decided to use R13 and/or other register(s) as stack pointer(s), or as general purpose register.

As shown in the table above, there's a separate R13 register in each mode, and (when used as SP) each exception handler may (and MUST!) use its own stack.

R14 Register (LR)

This register is used as Link Register (LR). That is, when calling to a sub-routine by a Branch with Link (BL) instruction, then the return address (ie. old value of PC) is saved in this register.

Storing the return address in the LR register is obviously faster than pushing it into memory, however, as there's only one LR register for each mode, the user must manually push its content before issuing 'nested' subroutines.

Same happens when an exception is called, PC is saved in LR of new mode.

Note: In ARM mode, R14 may be used as general purpose register also, provided that above usage as LR register isn't required.

R15 Register (PC)

R15 is always used as program counter (PC). Note that when reading R15, this will usually return a value of PC+nn because of read-ahead (pipelining), whereas 'nn' depends on the instruction and on the CPU state (ARM or THUMB).

CPSR and SPSR (Program Status Registers) (ARMv3 and up)

The current condition codes (flags) and CPU control bits are stored in the CPSR register. When an exception arises, the old CPSR is saved in the SPSR of the respective exception-mode (much like PC is saved in LR).

For details refer to chapter about CPU Flags.

ARM CPU Flags & Condition Field (cond)

ARM Condition Field {cond}

The opcode {cond} suffixes can be used for conditionally executed code based on the C,N,Z,V flags in CPSR register. For example: BEQ = Branch if Equal,

Create PDF in your applications with the Pdfcrowd HTML to PDF API

MOVMI = Move if Signed.

In ARM mode, {cond} can be used with all opcodes (except for a few newer ARMv5 instructions: BKPT, PLD, CDP2, LDC2, MCR2, MRC2, STC2, and BLX_imm are nonconditional; however BLX_reg can be conditional).

In THUMB mode, {cond} can be used only for branch opcodes.

```
Code Suffix Flags
                          Meaning
    EQ
                          equal (zero) (same)
0:
            Z=1
1:
    NE
            Z=0
                          not equal (nonzero) (not same)
    CS/HS C=1
                          unsigned higher or same (carry set)
2:
                          unsigned lower (carry cleared)
3:
    CC/L0 C=0
4:
    ΜI
            N=1
                          negative (minus)
                          positive or zero (plus)
5:
    PL
            N=0
6:
    ٧S
            V=1
                          overflow (V set)
7:
    VC
            V=0
                          no overflow (V cleared)
           C=1 and Z=0 unsigned higher
    ΗI
8:
9:
    LS
            C=0 or Z=1
                          unsigned lower or same
Α:
     GE
            N=V
                          greater or equal
            N <> V
                          less than
В:
    LT
C:
    GT
            Z=0 and N=V
                          greater than
    LE
            Z=1 or N<>V
D:
                          less or equal
                          always (the "AL" suffix can be omitted)
Ε:
    ΑL
F:
    NV
                          never (ARMv1, v2 only) (Reserved ARMv3 and up)
```

Execution Time: If condition=false: 1S cycle. Otherwise: as specified for the respective opcode.

Current Program Status Register (CPSR)

```
Expl.
Bit
     N - Sign Flag
                         (0=Not Signed, 1=Signed)
31
                         (0=Not Zero, 1=Zero)
30
     Z - Zero Flag
                                                                ; Condition
     C - Carry Flag
                         (0=Borrow/No Carry, 1=Carry/No Borrow); Code Flags
29
     V - Overflow Flag
                         (0=No Overflow, 1=Overflow)
27
     Q - Sticky Overflow (1=Sticky Overflow, ARMv5TE and up only)
                         (For future use) - Do not change manually!
26-8 Reserved
     I - IRO disable
                         (0=Enable, 1=Disable)
7
     F - FIQ disable
                         (0=Enable, 1=Disable)
                                                                   : Control
     T - State Bit
                         (0=ARM, 1=THUMB) - Do not change manually!; Bits
5
     M4-M0 - Mode Bits
                         (See below)
```

Bit 31-28: Condition Code Flags (N,Z,C,V)

These bits reflect results of logical or arithmetic instructions. In ARM mode, it is often optionally whether an instruction should modify flags or not, for example, it is possible to execute a SUB instruction that does NOT modify the condition flags.

In ARM state, all instructions can be executed conditionally depending on the settings of the flags, such like MOVEQ (Move if Z=1). While In THUMB state, only Branch instructions (jumps) can be made conditionally.

Bit 27: Sticky Overflow Flag (Q) - ARMv5TE and ARMv5TExP and up only

Used by QADD, QSUB, QDADD, QDSUB, SMLAxy, and SMLAWy only. These opcodes set the Q-flag in case of overflows, but leave it unchanged otherwise. The Q-flag can be tested/reset by MSR/MRS opcodes only.

Bit 27-8: Reserved Bits (except Bit 27 on ARMv5TE and up, see above)

These bits are reserved for possible future implementations. For best forwards compatibility, the user should never change the state of these bits, and should not expect these bits to be set to a specific value.

Bit 7-0: Control Bits (I,F,T,M4-M0)

These bits may change when an exception occurs. In privileged modes (non-user modes) they may be also changed manually.

The interrupt bits I and F are used to disable IRQ and FIQ interrupts respectively (a setting of "1" means disabled).

The T Bit signalizes the current state of the CPU (0=ARM, 1=THUMB), this bit should never be changed manually - instead, changing between ARM and THUMB state must be done by BX instructions.

The Mode Bits M4-M0 contain the current operating mode.

```
Binary Hex Dec Expl.

0xx00b 00h 0 - Old User ;\26bit Backward Compatibility modes

0xx01b 01h 1 - Old FIQ ; (supported only on ARMv3, except ARMv3G,

0xx10b 02h 2 - Old IRQ ; and on some non-T variants of ARMv4)

0xx11b 03h 3 - Old Supervisor;/

10000b 10h 16 - User (non-privileged)

10010b 11h 17 - FIQ

10010b 12h 18 - IRQ

10011b 13h 19 - Supervisor (SWI)

10111b 17h 23 - Abort

11011b 18h 27 - Undefined

11111b 1Fh 31 - System (privileged 'User' mode) (ARMv4 and up)
```

Writing any other values into the Mode bits is not allowed.

Saved Program Status Registers (SPSR <mode>)

Additionally to above CPSR, five Saved Program Status Registers exist:

SPSR_fiq, SPSR_svc, SPSR_abt, SPSR_irq, SPSR_und

Whenever the CPU enters an exception, the current status register (CPSR) is copied to the respective SPSR_<mode> register. Note that there is only one SPSR for each mode, so nested exceptions inside of the same mode are allowed only if the exception handler saves the content of SPSR in memory.

For example, for an IRQ exception: IRQ-mode is entered, and CPSR is copied to SPSR_irq. If the interrupt handler wants to enable nested IRQs, then it must first push SPSR_irq before doing so.

ARM CPU 26bit Memory Interface

The 26bit Memory Interface was used by ARMv1 and ARMv2. The 32bit interface is used by ARMv3 and newer, however, 26bit backward compatibility was included in all ARMv3 (except ARMv3G), and optionally in some non-T variants of ARMv4.

Format of R15 in 26bit Mode (Program Counter Register)

```
Bit Name Expl.

31-28 N,Z,C,V Flags (Sign, Zero, Carry, Overflow)

27-26 I,F Interrupt Disable bits (IRQ, FIQ) (1=Disable)

25-2 PC Program Counter, 24bit, Step 4 (64M range)

1-0 M1,M0 Mode (0=User, 1=FIQ, 2=IRQ, 3=Supervisor)
```

Branches with +/-32M range wrap the PC register, and can reach all 64M memory.

Reading from R15

If R15 is specified in bit16-19 of an opcode, then NZCVIF and M0,1 are masked (zero), otherwise the full 32bits are used.

Writing to R15

ALU opcodes with S=1, and LDM opcodes with PSR=1 can write to all 32bits in R15 (in 26bit mode, that is allowed even in user mode, though it does then affect only NZCF, not the write protected IFMM bits ???), other opcodes which write to R15 will modify only the program counter bits. Also, special CMP/CMN/TST/TEQ{P} opcodes can be used to write to the PSR bits in R15 without modifying the PC bits.

Exceptions

SWIs, Reset, Data/Prefetch Aborts and Undefined instructions enter Supervisor mode. Interrupts enter IRQ and FIQ mode. Additionally, a special 26bit Address Exception exists, which enters Supervisor mode on accesses to memory addresses>=64M as follows:

```
R14_svc = PC ($+8, including old PSR bits)
M1,M0 = 11b = supervisor mode, F=same, I=1, PC=14h,
to continue at the fault location, return by SUBS PC,LR,8.
```

32bit CPUs with 26bit compatibility mode can be configured to switch into 32bit mode when encountering exceptions.

ARM CPU Exceptions

Exception Vectors

The following are the exception vectors in memory. That is, when an exception arises, CPU is switched into ARM state, and the program counter (PC) is loaded by the respective address.

Address Prio	Exception	Mode on Entry	Interrupt Flags
BASE+00h 1	Reset	Supervisor (_svc)	I=1, F=1
BASE+04h 7	Undefined Instruction	Undefined (und)	I=1, F=unchanged
BASE+08h 6	Software Interrupt (SWI)	Supervisor (svc)	I=1, F=unchanged
BASE+0Ch 5	Prefetch Abort	Abort (_abt)	I=1, F=unchanged

BASE+10h 2	Data Abort	Abort	(abt)	I=1, F=unchanged
BASE+14h ??	Address Exceeds 26bit	Supervisor	(svc)	I=1, F=unchanged
BASE+18h 4	Normal Interrupt (IRQ)	IRQ	(irq)	I=1, F=unchanged
BASE+1Ch 3	Fast Interrupt (FIO)	FT0	(fig)	T=1. F=1

BASE is normally 00000000h, but may be optionally FFFF0000h in some ARM CPUs. Priority for simultaneously occurring exceptions ranges from Prio=1=Highest to Prio=7=Lowest.

As there's only space for one ARM opcode at each of the above addresses, it'd be usually recommended to deposit a Branch opcode into each vector, which'd then redirect to the actual exception handlers address.

Actions performed by CPU when entering an exception

```
    R14_<new mode>=PC+nn
    SPSR_<new mode>=CPSR
    CPSR new T,M bits
    CPSR new I bit
    CPSR new F bit
    PC=exception_vector
    ;save old PC, ie. return address
    ;save old PC, ie. return address
```

Above "PC+nn" depends on the type of exception. Basically, in ARM state that nn-offset is caused by pipelining, and in THUMB state an identical ARM-style 'offset' is generated (even though the 'base address' may be only halfword-aligned).

Required user-handler actions when returning from an exception

Restore any general registers (R0-R14) which might have been modified by the exception handler. Use return-instruction as listed in the respective descriptions below, this will both restore PC and CPSR - that automatically involves that the old CPU state (THUMB or ARM) as well as old state of FIQ and IRQ disable flags are restored.

As mentioned above (see action on entering...), the return address is always saved in ARM-style format, so that exception handler may use the same return-instruction, regardless of whether the exception has been generated from inside of ARM or THUMB state.

FIQ (Fast Interrupt Request)

This interrupt is generated by a LOW level on the nFIQ input. It is supposed to process timing critical interrupts at a high priority, as fast as possible. Additionally to the common banked registers (R13_fiq,R14_fiq), five extra banked registers (R8_fiq-R12_fiq) are available in FIQ mode. The exception handler may freely access these registers without modifying the main programs R8-R12 registers (and without having to save that registers on stack). In privileged (non-user) modes, FIQs may be also manually disabled by setting the F Bit in CPSR.

IRQ (Normal Interrupt Request)

This interrupt is generated by a LOW level on the nIRQ input. Unlike FIQ, the IRQ mode is not having its own banked R8-R12 registers.

IRQ is having lower priority than FIQ, and IRQs are automatically disabled when a FIQ exception becomes executed. In privileged (non-user) modes, IRQs may be also manually disabled by setting the I Bit in CPSR.

```
To return from IRQ Mode (continuing at following opcode): SUBS PC,R14,4 ;both PC=R14_irq-4, and CPSR=SPSR_irq
```

Software Interrupt

Generated by a software interrupt instruction (SWI). Recommended to request a supervisor (operating system) function. The SWI instruction may also contain a parameter in the 'comment field' of the opcode:

In case that your main program issues SWIs from both inside of THUMB and ARM states, then your exception handler must separate between 24bit comment fields in ARM opcodes, and 8bit comment fields in THUMB opcodes (if necessary determine old state by examining T Bit in SPSR_svc); However, in Little Endian mode, you could use only the most significant 8bits of the 24bit ARM comment field (as done in the GBA, for example) - the exception handler could then process the BYTE at [R14-2], regardless of whether it's been called from ARM or THUMB state.

To return from Supervisor Mode (continuing at following opcode):

```
MOVS PC,R14 ; both PC=R14_svc, and CPSR=SPSR_svc
```

Note: Like all other exceptions, SWIs are always executed in ARM state, no matter whether it's been caused by an ARM or THUMB state SWI instruction.

Undefined Instruction Exception (supported by ARMv3 and up)

This exception is generated when the CPU comes across an instruction which it cannot handle. Most likely signalizing that the program has locked up, and that an errormessage should be displayed.

However, it might be also used to emulate custom functions, ie. as an additional 'SWI' instruction (which'd use R14_und and SPSR_und though, and it'd thus allow to execute the Undefined Instruction handler from inside of Supervisor mode without having to save R14_svc and SPSR_svc).

To return from Undefined Mode (continuing at following opcode):

```
MOVS PC,R14 ; both PC=R14 und, and CPSR=SPSR und
```

Note that not all unused opcodes are necessarily producing an exception, for example, an ARM state Multiply instruction with Bit6=1 would be blindly accepted as 'legal' opcode.

Abort (supported by ARMv3 and up)

Aborts (page faults) are mostly supposed for virtual memory systems (ie. not used in GBA, as far as I know), otherwise they might be used just to display an error message. Two types of aborts exists:

- Prefetch Abort (occurs during an instruction prefetch)
- Prefetch Abort (also occurs on BKPT opcodes, ARMv5 and up)
- Data Abort (occurs during a data access)

A virtual memory systems abort handler would then most likely determine the fault address: For prefetch abort that's just "R14_abt-4". For Data abort, the THUMB or ARM instruction at "R14_abt-8" needs to be 'disassembled' in order to determine the addressed data in memory.

The handler would then fix the error by loading the respective memory page into physical memory, and then retry to execute the SAME instruction again, by returning as follows:

```
prefetch abort: SUBS PC,R14,#4 ;PC=R14_abt-4, and CPSR=SPSR_abt
data abort: SUBS PC,R14,#8 ;PC=R14_abt-8, and CPSR=SPSR_abt
```

Separate exception vectors for prefetch/data abort exists, each should use the respective return instruction as shown above.

Address Exceeds 26bit

This exception can occur only on old ARM CPUs with 26bit address scheme (or in 26bit backwards compatibility mode).

Reset

Forces PC=VVVV0000h, and forces control bits of CPSR to T=0 (ARM state), F=1 and I=1 (disable FIQ and IRQ), and M4-0=10011b (Supervisor mode).

ARM CPU Memory Alignments

The CPU does NOT support accessing mis-aligned addresses (which would be rather slow because it'd have to merge/split that data into two accesses). When reading/writing code/data to/from memory, Words and Halfwords must be located at well-aligned memory address, ie. 32bit words aligned by 4, and 16bit halfwords aligned by 2.

Mis-aligned STR,STRH,STM,LDM,LDRD,STRD,PUSH,POP (forced align)

The mis-aligned low bit(s) are ignored, the memory access goes to a forcibly aligned (rounded-down) memory address.

For LDRD/STRD, it isn't clearly defined if the address must be aligned by 8 (on the NDS, align-4 seems to be okay) (align-8 may be required on other CPUs with 64bit databus).

Mis-aligned LDR,SWP (rotated read)

Reads from forcibly aligned address "addr AND (NOT 3)", and does then rotate the data as "ROR (addr AND 3)*8". That effect is internally used by LDRB and LDRH opcodes (which do then mask-out the unused bits).

The SWP opcode works like a combination of LDR and STR, that means, it does read-rotated, but does write-unrotated.

Mis-aligned LDRH,LDRSH (does or does not do strange things)

On ARM9 aka ARMv5 aka NDS9:

```
LDRH Rd,[odd] --> LDRH Rd,[odd-1] ;forced align
LDRSH Rd,[odd] --> LDRSH Rd,[odd-1] ;forced align
On ARM7 aka ARMv4 aka NDS7/GBA:
LDRH Rd,[odd] --> LDRH Rd,[odd-1] ROR 8 ;read to bit0-7 and bit24-31
LDRSH Rd,[odd] --> LDRSB Rd,[odd] ;sign-expand BYTE value
```

Mis-aligned PC/R15 (branch opcodes, or MOV/ALU/LDR with Rd=R15)

For ARM code, the low bits of the target address should be usually zero, otherwise, R15 is forcibly aligned by clearing the lower two bits.

For THUMB code, the low bit of the target address may/should/must be set, the bit is (or is not) interpreted as thumb-bit (depending on the opcode), and R15 is then forcibly aligned by clearing the lower bit.

In short, R15 will be always forcibly aligned, so mis-aligned branches won't have effect on subsequent opcodes that use R15, or [R15+disp] as operand.

ARM Instruction Summary

Modification of CPSR flags is optional for all {S} instructions.

Logical ALU Operations

Instruction		Cycles	Flags	Expl.
MOV{cond}{S}	Rd,0p2	1S+x+y	NZc-	Rd = 0p2
MVN{cond}{S}	Rd, Op2	1S+x+y	NZc-	Rd = NOT Op2
ORR{cond}{S}	Rd,Rn,Op2	1S+x+y	NZc-	$Rd = Rn \ OR \ Op2$
EOR{cond}{S}	Rd,Rn,Op2	1S+x+y	NZc-	Rd = Rn XOR Op2
AND{cond}{S}	Rd,Rn,Op2	1S+x+y	NZc-	$Rd = Rn \ AND \ Op2$
BIC{cond}{S}	Rd,Rn,Op2	1S+x+y	NZc-	$Rd = Rn \ AND \ NOT \ Op2$
TST{cond}{P}	Rn,0p2	1S+x	NZc-	Void = $Rn \ AND \ Op2$
TEQ{cond}{P}	Rn, Op2	1S+x	NZc-	Void = Rn XOR Op2

Add x=1I cycles if Op2 shifted-by-register. Add y=1S+1N cycles if Rd=R15.

Carry flag affected only if Op2 contains a non-zero shift amount.

Arithmetic ALU Operations

Instruction		Cycles	Flags	Expl.
ADD{cond}{S}	Rd,Rn,Op2	1S+x+y	NZCV	Rd = Rn + 0p2
ADC{cond}{S}	Rd,Rn,Op2	1S+x+y	NZCV	Rd = Rn + 0p2 + Cy
SUB{cond}{S}	Rd,Rn,Op2	1S+x+y	NZCV	Rd = Rn - 0p2
SBC{cond}{S}	Rd,Rn,Op2	1S+x+y	NZCV	Rd = Rn - 0p2 + Cy - 1
RSB{cond}{S}	Rd,Rn,Op2	1S+x+y	NZCV	Rd = 0p2-Rn
RSC{cond}{S}	Rd,Rn,Op2	1S+x+y	NZCV	Rd = 0p2-Rn+Cy-1
CMP{cond}{P}	Rn,Op2	1S+x	NZCV	Void = Rn-Op2
CMN{cond}{P}	Rn,Op2	1S+x	NZCV	Void = Rn + 0p2

Add x=1I cycles if Op2 shifted-by-register. Add y=1S+1N cycles if Rd=R15.

Multiply

```
Instruction
                                Cycles
                                        Flags Expl.
MUL{cond}{S} Rd,Rm,Rs
                               1S+mI
                                         NZx - Rd = Rm*Rs
MLA{cond}{S} Rd,Rm,Rs,Rn
                               1S+mI+1I NZx- Rd = Rm*Rs+Rn
UMULL{cond}{S} RdLo,RdHi,Rm,Rs 1S+mI+1I NZx- RdHiLo = Rm*Rs
UMLAL{cond}{S} RdLo,RdHi,Rm,Rs
                              1S+mI+2I NZx- RdHiLo = Rm*Rs+RdHiLo
SMULL{cond}{S} RdLo,RdHi,Rm,Rs
                              1S+mI+1I NZx- RdHiLo = Rm*Rs
SMLAL{cond}{S} RdLo,RdHi,Rm,Rs
                              1S+mI+2I NZx- RdHiLo = Rm*Rs+RdHiLo
                            ARMv5TE(xP) ----q Rd=HalfRm*HalfRs+Rn
SMLAxy{cond} Rd,Rm,Rs,Rn
SMLAWy{cond} Rd,Rm,Rs,Rn
                            ARMv5TE(xP) ---- q Rd=(Rm*HalfRs)/10000h+Rn
                            ARMv5TE(xP) ---- Rd=(Rm*HalfRs)/10000h
SMULWy{cond} Rd,Rm,Rs
SMLALxy{cond} RdLo,RdHi,Rm,Rs ARMv5TE(xP) ---- RdHiLo=RdHiLo+HalfRm*HalfRs
SMULxy{cond} Rd,Rm,Rs
                            ARMv5TE(xP) ---- Rd=HalfRm*HalfRs
```

```
Memory Load/Store
```

Instruction

```
Instruction
                                 Cycles
                                           Flags Expl.
LDR{cond}{B}{T} Rd,<Address>
                                 1S+1N+1I+y ----
                                                  Rd=[Rn+/-<offset>]
LDR{cond}H
                                 1S+1N+1I+v ---- Load Unsigned halfword
                Rd,<Address>
LDR{cond}D
                Rd,<Address>
                                            ---- Load Dword ARMv5TE
LDR{cond}SB
                Rd,<Address>
                                 1S+1N+1I+y ---- Load Signed byte
LDR{cond}SH
                                 1S+1N+1I+y ---- Load Signed halfword
                Rd.<Address>
LDM{cond}{amod} Rn{!},<Rlist>{^} nS+1N+1I+y ---- Load Multiple
STR{cond}{B}{T} Rd,<Address>
                                            ---- [Rn+/-<offset>]=Rd
                                 2N
STR{cond}H
                                            ---- Store halfword
                Rd.<Address>
                                 2N
STR{cond}D
                Rd.<Address>
                                            ---- Store Dword ARMv5TE
STM\{cond\}\{amod\}\ Rn\{!\}, <Rlist>\{^\}\ (n-1)S+2N ---- Store Multiple
SWP{cond}{B}
               Rd,Rm,[Rn]
                                 1S+2N+1I
                                            ---- Rd=[Rn], [Rn]=Rm
                                            ---- Prepare Cache ARMv5TE
PLD
                <Address>
                                 15
```

For LDR/LDM, add y=1S+1N if Rd=R15, or if R15 in Rlist.

Jumps, Calls, CPSR Mode, and others

INSTRUCTION	cycles i	rtags	EXPL.
B{cond} label	2S+1N		PC=\$+8+/-32M
BL{cond} label	2S+1N		PC=\$+8+/-32M, LR=\$+4
BX{cond} Rn	2S+1N		PC=Rn, T=Rn.0 (THUMB/ARM)
BLX{cond} Rn	2S+1N		PC=Rn, T=Rn.0, LR=PC+4, ARM9
BLX label	2S+1N		PC=PC+\$+/-32M, LR=\$+4, T=1, ARM9
MRS{cond} Rd,Psr	1S		Rd=Psr
MSR{cond} Psr{ field},Op	1S	(psr)	Psr[field]=Op
SWI{cond} Imm24bit	2S+1N		PC=8, ARM Svc mode, LR=\$+4
BKPT Imm16bit	???		PC=C, ARM Abt mode, LR=\$+4 ARM9
The Undefined Instruction	2S+1I+1N		PC=4, ARM Und mode, LR=\$+4
cond=false	1S		Any opcode with condition=false
NOP	1S		R0=R0
CLZ{cond} Rd,Rm	???		Count Leading Zeros ARMv5
QADD{cond} Rd,Rm,Rn		a	Rd=Rm+Rn ARMv5TE(xP)
QSUB{cond} Rd,Rm,Rn		a	
QDADD{cond} Rd,Rm,Rn		a	
QDSUB{cond} Rd,Rm,Rn		a	· · ·
<u> </u>		ч	/1111012(////

Cycles Flags Evol

Coprocessor Functions (if any)

```
Instruction Cycles Flags Expl. 

CDP{cond} Pn,<cpopc>,Cd,Cn,Cm{,<cp>} 1S+bI ---- Coprocessor specific STC\{cond\}\{L\} Pn,Cd,<Address> (n-1)S+2N+bI [address] = CRd LDC\{cond\}\{L\} Pn,Cd,<Address> (n-1)S+2N+bI CRd = [address]
```

```
\label{eq:mcrood} $$MCR\{cond\}$ Pn,<cpopc>,Rd,Cn,Cm{,<cp>} 1S+bI+1C & CRn = Rn {<op> CRm} \\ MRC\{cond\}$ Pn,<cpopc>,Rd,Cn,Cm{,<cp>} 1S+(b+1)I+1C & Rn = CRn {<op> CRm} \\ CDP2,STC2,LDC2,MCR2,MRC2 - ARMv5 Extensions similar above, without {cond} \\ MCRR\{cond\}$ Pn,<cpopc>,Rd,Rn,Cm ; write Rd,Rn to coproc ARMv5TE \\ MRRC\{cond\}$ Pn,<cpopc>,Rd,Rn,Cm ; read Rd,Rn from coproc ARMv5TE \\ \\
```

ARM Binary Opcode Format

13	2		1	0	
1 0 9 8	7 6 5 4 3 2 1 0	9 8 7 6 5 4 3 2	1 0 9 8 7 6 5	4 3 2 1 0	
_Cond	[0_0_0]0p[S]	Rn _Rd	Shift Typ	0 Rm	DataProc
_Cond	0_0_0 0p S	Rn _Rd	Rs 0 Typ	1 Rm	DataProc
_Cond	0_0_1 0p S	Rn _Rd	_Shift_ Imr	nediate	DataProc
_Cond	0_0_1_1_0 P 1 0	_Field_ Rd	_Shift_ Imr	nediate	PSR Imm
_Cond	0_0_0_1_0 P L 0	_Field_ Rd	0_0_0_0 0_0_0	_0 Rm	PSR Reg
_Cond	0_0_0_1_0_0_1_0_	_1_1_1_1_1_1_1	_1_1_1_1 0_0 L	1 Rn	BX,BLX
1_1_1_0	0_0_0_1_0_0_1_0	immediate_	0_1_1	_1 _immed_	BKPT ARM9
_Cond	0_0_0_1_0_1_1_0_	_1_1_1_1 Rd	1_1_1_1 0_0_0	_1 Rm	CLZ ARM9
_Cond	0_0_0_1_0 0p_ 0	Rn _Rd	0_0_0_0 0_1_0_	_1 Rm	QALU ARM9
_Cond	0_0_0_0_0_0 A S	Rd _Rn	Rs 1_0_0	_1 Rm	Multiply
_Cond	0_0_0_0_1 U A S	_RdHi _RdLo	Rs 1_0_0	_1 Rm	MulLong
_Cond	0_0_0_1_0 0p_ 0	Rd/RdHi Rn/RdLo	Rs 1 y x	· · · ·	MulHalfARM9
_Cond	0_0_0_1_0 B 0_0	Rn _Rd	0_0_0_0 1_0_0	_1 Rm	TransSwp12
_Cond	0_0_0 P U 0 W L	Rn _Rd	0_0_0_0 1 S H	1 Rm	TransReg10
_Cond	0_0_0 P U 1 W L	Rn _Rd	OffsetH 1 S H		TransImm10
_Cond	0_1_0 P U B W L	Rn _Rd	Offse	et	TransImm9
_Cond	0_1_1 P U B W L	Rn _Rd	Shift Typ	0 Rm	TransReg9
_Cond	0_1_1	XXX		1 xxx	Undefined
_Cond	1_0_0 P U S W L	Rn _	Register_Lis	st	BlockTrans
_Cond	1_0_1 L	0ffs			B,BL,BLX
_Cond	1_1_0 P U N W L	Rn _CRd		ffset	CoDataTrans
_Cond	1_1_0_0_0_1_0 L	Rn _Rd	CP# _CPop		CoRR ARM9
_Cond	1_1_1_0 _CPopc_	CRn _CRd	CP# _CP	0 CRm	CoDataOp
_Cond	1_1_1_0 CPopc L	CRn _Rd	CP# _CP	1 CRm	CoRegTrans
_Cond	1_1_1_1	Ignored_by	_Processor		SWI

ARM Opcodes: Branch and Branch with Link (B, BL, BX, BLX, SWI, BKPT)

Branch and Branch with Link (B, BL, BLX_imm)

Branch (B) is supposed to jump to a subroutine. Branch with Link is meant to be used to call to a subroutine, return address is then saved in R14.

- Bit Expl.
- 31-28 Condition (must be 1111b for BLX)
- 27-25 Must be "101" for this instruction

```
0: B{cond} label ;branch PC=PC+8+nn*4
1: BL{cond} label ;branch/link PC=PC+8+nn*4, LR=PC+4
H: BLX label ;ARM9 ;branch/link/thumb PC=PC+8+nn*4+H*2, LR=PC+4, T=1
23-0 nn - Signed Offset, step 4 (-32M..+32M in steps of 4)
Branch with Link can be used to 'call' to a sub-routine, which may then 'return' by MOV PC,R14 for example.
Execution Time: 2S + 1N
Return: No flags affected.
```

Branch and Exchange (BX, BLX_reg)

```
Bit Expl.
31-28    Condition
27-8    Must be "0001.0010.1111.1111.1111" for this instruction
7-4    Opcode
        0001b: BX{cond}    Rn    ;PC=Rn, T=Rn.0    (ARMv4T and ARMv5 and up)
        0011b: BLX{cond}    Rn    ;PC=Rn, T=Rn.0, LR=PC+4    (ARMv5 and up)
3-0    Rn - Operand Register    (R0-R14)
```

Switching to THUMB Mode: Set Bit 0 of the value in Rn to 1, program continues then at Rn-1 in THUMB mode.

Results in undefined behaviour if using R15 (PC+8 itself) as operand. Using BLX R14 is possible (sets PC=Old LR, and New LR=retadr).

Execution Time: 2S + 1N Return: No flags affected.

Branch via ALU, LDR, LDM

Most ALU, LDR, LDM opcodes can also change PC/R15.

Software Interrupt (SWI/BKPT) (svc/abt exceptions)

SWI supposed for calls to the operating system - Enter Supervisor mode (SVC) in ARM state. BKPT intended for debugging - enters Abort mode in ARM state via Prefetch Abort vector.

```
Bit
       Expl.
31-28 Condition (must be 1110b for BKPT, ie. Condition=always)
27-24 Opcode
       1111b: SWI{cond} nn
                             ;software interrupt
                             ;breakpoint (ARMv5 and up)
        0001b: BKPT
For SWI:
23-0 nn - Comment Field, ignored by processor (24bit value)
For BKPT:
 23-20 Must be 0010b for BKPT
19-8 nn - upper 12bits of comment field, ignored by processor
 7 - 4
       Must be 0111b for BKPT
 3-0
       nn - lower 4bits of comment field, ignored by processor
```

Execution Time: 2S+1N

The exception handler may interprete the SWI Comment Field by examining the lower 24bit of the 32bit opcode opcode at [R14_svc-4]. If your are also using SWI's from inside of THUMB, then the SWI handler must examine the T Bit SPSR_svc in order to determine whether it's been a THUMB SWI - and if so, examine the lower 8bit of the 16bit opcode opcode at [R14_svc-2].

For Returning from SWI use "MOVS PC,R14", that instruction does restore both PC and CPSR, ie. PC=R14_svc, and CPSR=SPSR_svc.

Nesting SWIs: SPSR_svc and R14_svc should be saved on stack before either invoking nested SWIs, or (if the IRQ handler uses SWIs) before enabling IRQs. Execution SWI/BKPT:

Undefined Instruction (und exception)

```
Bit Expl.
31-28 Condition
27-25 Must be 011b for this instruction
24-5 Reserved for future use
4 Must be 1b for this instruction
3-0 Reserved for future use
```

No assembler mnemonic exists, following bitstreams are (not) reserved.

Execution time: 2S+1I+1N.

ARM Opcodes: Data Processing (ALU)

Opcode Format

```
Bit
       Expl.
31-28 Condition
27-26 Must be 00b for this instruction
       I - Immediate 2nd Operand Flag (0=Register, 1=Immediate)
                                 ;*=Arithmetic, otherwise Logical
24-21 Opcode (0-Fh)
         0: AND{cond}{S} Rd,Rn,Op2 ;AND logical
                                                        Rd = Rn AND Op2
                                     ;XOR logical
         1: EOR{cond}{S} Rd,Rn,Op2
                                                        Rd = Rn XOR Op2
         2: SUB{cond}{S} Rd,Rn,Op2 ;* ;subtract
                                                        Rd = Rn - 0p2
         3: RSB{cond}{S} Rd,Rn,Op2 ;* ;subtract reversed Rd = Op2-Rn
         4: ADD{cond}{S} Rd,Rn,Op2 ;* ;add
                                                        Rd = Rn + 0p2
         5: ADC{cond}{S} Rd,Rn,Op2 ;* ;add with carry
                                                        Rd = Rn + 0p2 + Cv
         6: SBC{cond}{S} Rd,Rn,Op2 ;* ;sub with carry
                                                        Rd = Rn - 0p2 + Cy - 1
         7: RSC\{cond\}\{S\} Rd,Rn,Op2; *; sub cy. reversed Rd = Op2-Rn+Cy-1
```

```
8: TST{cond}{P}
                            Rn,0p2
                                                        Void = Rn \ AND \ Op2
                                       ;test
         9: TE0{cond}{P}
                            Rn,0p2
                                       ;test exclusive Void = Rn XOR Op2
         A: CMP{cond}{P}
                            Rn, Op2 ;* ; compare
                                                        Void = Rn-0p2
         B: CMN{cond}{P}
                            Rn, Op2 ;* ; compare neg.
                                                       Void = Rn + 0p2
         C: ORR{cond}{S} Rd,Rn,Op2
                                      ;OR logical
                                                          Rd = Rn \ OR \ Op2
         D: MOV{cond}{S} Rd,0p2
                                                          Rd = 0p2
                                       ;move
         E: BIC{cond}{S} Rd,Rn,0p2
                                      ;bit clear
                                                          Rd = Rn \ AND \ NOT \ Op2
         F: MVN{cond}{S} Rd,0p2
                                                          Rd = NOT Op2
                                       ;not
       S - Set Condition Codes (0=No, 1=Yes) (Must be 1 for opcode 8-B)
20
19-16 Rn - 1st Operand Register (R0..R15) (including PC=R15)
            Must be 0000b for MOV/MVN.
15-12 Rd - Destination Register (R0..R15) (including PC=R15)
            Must be 0000b (or 1111b) for CMP/CMN/TST/TEQ{P}.
When above Bit 25 I=0 (Register as 2nd Operand)
 When below Bit 4 R=0 - Shift by Immediate
   11-7 Is - Shift amount (1-31, 0=Special/See below)
 When below Bit 4 R=1 - Shift by Register
   11-8 Rs - Shift register (R0-R14) - only lower 8bit 0-255 used
           Reserved, must be zero (otherwise multiply or undefined opcode)
         Shift Type (0=LSL, 1=LSR, 2=ASR, 3=ROR)
  6-5
         R - Shift by Register Flag (0=Immediate, 1=Register)
         Rm - 2nd Operand Register (R0..R15) (including PC=R15)
When above Bit 25 I=1 (Immediate as 2nd Operand)
        Is - ROR-Shift applied to nn (0-30, in steps of 2)
         nn - 2nd Operand Unsigned 8bit Immediate
 7 - 0
```

Second Operand (Op2)

This may be a shifted register, or a shifted immediate. See Bit 25 and 11-0.

Unshifted Register: Specify Op2 as "Rm", assembler converts to "Rm,LSL#0".

Shifted Register: Specify as "Rm,SSS#Is" or "Rm,SSS Rs" (SSS=LSL/LSR/ASR/ROR).

Immediate: Specify as 32bit value, for example: "#000NN000h", assembler should automatically convert into "#0NNh,ROR#0ssh" as far as possible (ie. as far as a section of not more than 8bits of the immediate is non-zero).

Zero Shift Amount (Shift Register by Immediate, with Immediate=0)

```
LSL#0: No shift performed, ie. directly Op2=Rm, the C flag is NOT affected. LSR#0: Interpreted as LSR#32, ie. Op2 becomes zero, C becomes Bit 31 of Rm.
```

ASR#0: Interpreted as ASR#32, ie. Op2 and C are filled by Bit 31 of Rm.

ROR#0: Interpreted as RRX#1 (RCR), like ROR#1, but Op2 Bit 31 set to old C.

In source code, LSR#32, ASR#32, and RRX#1 should be specified as such - attempts to specify LSR#0, ASR#0, or ROR#0 will be internally converted to LSL#0 by the assembler.

Using R15 (PC)

When using R15 as Destination (Rd), note below CPSR description and Execution time description. When using R15 as operand (Rm or Rn), the returned value depends on the instruction: PC+12 if I=0,R=1 (shift by register), otherwise PC+8 (shift by immediate).

Returned CPSR Flags

```
If S=1, Rd<>R15, logical operations (AND,EOR,TST,TEQ,ORR,MOV,BIC,MVN):
  V=not affected
  C=carryflag of shift operation (not affected if LSL#0 or Rs=00h)
 Z=zeroflag of result
  N=signflag of result (result bit 31)
If S=1, Rd<>R15, arithmetic operations (SUB,RSB,ADD,ADC,SBC,RSC,CMP,CMN):
  V=overflowflag of result
  C=carrvflag of result
  Z=zeroflag of result
  N=signflag of result (result bit 31)
IF S=1, with unused Rd bits=1111b, {P} opcodes (CMPP/CMNP/TSTP/TEQP):
  R15=result ;modify PSR bits in R15, ARMv2 and below only.
  In user mode only N,Z,C,V bits of R15 can be changed.
  In other modes additionally I,F,M1,M0 can be changed.
  The PC bits in R15 are left unchanged in all modes.
If S=1, Rd=R15; should not be used in user mode:
  CPSR = SPSR <current mode>
  PC = result
  For example: MOVS PC,R14 ; return from SWI (PC=R14 svc, CPSR=SPSR svc).
If S=0: Flags are not affected (not allowed for CMP,CMN,TEQ,TST).
```

The instruction "MOV R0,R0" is used as "NOP" opcode in 32bit ARM state.

Execution Time: (1+p)S+rI+pN. Whereas r=1 if I=0 and R=1 (ie. shift by register); otherwise r=0. And p=1 if Rd=R15; otherwise p=0.

ARM Opcodes: Multiply and Multiply-Accumulate (MUL, MLA)

Opcode Format

```
0110b: SMULL{cond}{S} RdLo,RdHi,Rm,Rs ;sign.mul. RdHiLo=Rm*Rs
        0111b: SMLAL{cond}{S} RdLo,RdHi,Rm,Rs ;sign.m&a. RdHiLo=Rm*Rs+RdHiLo
        1000b: SMLAxy{cond}
                             Rd,Rm,Rs,Rn
                                              ;Rd=HalfRm*HalfRs+Rn
       1001b: SMLAWy{cond}
                             Rd,Rm,Rs,Rn
                                             ;Rd=(Rm*HalfRs)/10000h+Rn
                                             ;Rd=(Rm*HalfRs)/10000h
        1001b: SMULWy{cond}
                             Rd,Rm,Rs
       1010b: SMLALxy{cond} RdLo,RdHi,Rm,Rs ;RdHiLo=RdHiLo+HalfRm*HalfRs
       1011b: SMULxy{cond}
                             Rd,Rm,Rs
                                             ;Rd=HalfRm*HalfRs
      S - Set Condition Codes (0=No, 1=Yes) (Must be 0 for Halfword mul)
20
19-16 Rd (or RdHi) - Destination Register (R0-R14)
15-12 Rn (or RdLo) - Accumulate Register (R0-R14) (Set to 0000b if unused)
      Rs - Operand Register
11-8
                                          (R0-R14)
For Non-Halfword Multiplies
 7-4 Must be 1001b for these instructions
For Halfword Multiplies
      Must be 1 for these instructions
      y - Rs Top/Bottom flag (0=B=Lower 16bit, 1=T=Upper 16bit)
      x - Rm Top/Bottom flag (as above), or 0 for SMLAW, or 1 for SMULW
      Must be 0 for these instructions
3-0
      Rm - Operand Register
                                          (R0-R14)
```

Multiply and Multiply-Accumulate (MUL, MLA)

Restrictions: Rd may not be same as Rm. Rd,Rn,Rs,Rm may not be R15.

Note: Only the lower 32bit of the internal 64bit result are stored in Rd, thus no sign/zero extension is required and MUL and MLA can be used for both signed and unsigned calculations!

Execution Time: 1S+mI for MUL, and 1S+(m+1)I for MLA. Whereas 'm' depends on whether/how many most significant bits of Rs are all zero or all one. That is m=1 for Bit 31-8, m=2 for Bit 31-16, m=3 for Bit 31-24, and m=4 otherwise.

Flags (if S=1): Z=zeroflag, N=signflag, C=destroyed (ARMv4 and below) or C=not affected (ARMv5 and up), V=not affected. MUL/MLA supported by ARMv2 and up.

Multiply Long and Multiply-Accumulate Long (MULL, MLAL)

Optionally supported, INCLUDED in ARMv3M, EXCLUDED in ARMv4xM/ARMv5xM.

Restrictions: RdHi,RdLo,Rm must be different registers. R15 may not be used.

Execution Time: 1S+(m+1)I for MULL, and 1S+(m+2)I for MLAL. Whereas 'm' depends on whether/how many most significant bits of Rs are "all zero" (UMULL/UMLAL) or "all zero or all one" (SMULL,SMLAL). That is m=1 for Bit31-8, m=2 for Bit31-16, m=3 for Bit31-24, and m=4 otherwise. Flags (if S=1): Z=zeroflag, N=signflag, C=destroyed (ARMv4 and below) or C=not affected (ARMv5 and up), V=destroyed??? (ARMv4 and below???) or V=not affected (ARMv5 and up).

Signed Halfword Multiply (SMLAxy,SMLAWy,SMLALxy,SMULxy,SMULWy)

Supported by E variants of ARMv5 and up, ie. ARMv5TE(xP).

Q-flag gets set on 32bit SMLAxy/SMLAWy addition overflows, however, the result is NOT truncated (as it'd be done with QADD opcodes).

Q-flag is NOT affected on (rare) 64bit SMLALxy addition overflows.

SMULxy/SMULWy cannot overflow, and thus leave Q-flag unchanged as well.

NZCV-flags are not affected by Halfword multiplies.

Execution Time: 1S+Interlock (SMULxy,SMLAxy,SMULWx,SMLAWx)

Execution Time: 1S+1I+Interlock (SMLALxy)

ARM Opcodes: Special ARM9 Instructions (CLZ, QADD/QSUB)

Count Leading Zeros (CLZ)

CLZ supported by ARMv5 and up. Execution time: 1S.

Return: No Flags affected. Rd=0..32.

Opcode Format (QADD/QSUB)

```
Bit
       Expl.
31-28 Condition
27-24 Must be 0001b for this instruction
23-20 Opcode
       0000b: QADD{cond} Rd,Rm,Rn
                                       :Rd=Rm+Rn
        0010b: QSUB{cond} Rd,Rm,Rn
                                      :Rd=Rm-Rn
        0100b: QDADD{cond} Rd,Rm,Rn
                                      :Rd=Rm+Rn*2 (doubled)
       0110b: QDSUB{cond} Rd,Rm,Rn
                                      ;Rd=Rm-Rn*2 (doubled)
19-16 Rn - Second Source Register
                                              (R0-R14)
15-12 Rd - Destination Register
                                              (R0-R14)
11-4 Must be 00000101b for this instruction
      Rm - First Source Register
                                             (R0-R14)
```

Supported by E variants of ARMv5 and up, ie. ARMv5TE(xP).

Execution time: 1S+Interlock.

Results truncated to signed 32bit range in case of overflows, with the Q-flag being set (and being left unchanged otherwise). NZCV flags are not affected. Note: Rn*2 is internally processed first, and may get truncated - even if the final result would fit into range.

ARM Opcodes: PSR Transfer (MRS, MSR)

Opcode Format

```
These instructions occupy an unused area (TEQ,TST,CMP,CMN with S=0) of ALU opcodes.
  Bit
         Expl.
  31-28 Condition
  27-26 Must be 00b for this instruction
        I - Immediate Operand Flag (0=Register, 1=Immediate) (Zero for MRS)
  24-23 Must be 10b for this instruction
         Psr - Source/Destination PSR (0=CPSR, 1=SPSR <current mode>)
  21
         0pcode
           0: MRS{cond} Rd,Psr
                                       :Rd = Psr
           1: MSR{cond} Psr{ field}, Op ;Psr[field] = Op
        Must be 0b for this instruction (otherwise TST.TEO.CMP.CMN)
  20
  For MRS:
          Must be 1111b for this instruction (otherwise SWP)
   19-16
   15-12 Rd - Destination Register (R0-R14)
   11-0
           Not used, must be zero.
  For MSR:
                                       Bit 31-24 (aka flg)
   19
           f write to flags field
                                       Bit 23-16 (reserved, don't change)
   18
            s write to status field
   17
           x write to extension field Bit 15-8 (reserved, don't change)
                                       Bit 7-0 (aka ctl)
   16
           c write to control field
   15-12 Not used, must be 1111b.
  For MSR Psr,Rm (I=0)
           Not used, must be zero. (otherwise BX)
   11-4
    3-0
           Rm - Source Register <op> (R0-R14)
  For MSR Psr, Imm (I=1)
           Shift applied to Imm (ROR in steps of two 0-30)
   11-8
           Imm - Unsigned 8bit Immediate
   7 - 0
   In source code, a 32bit immediate should be specified as operand.
    The assembler should then convert that into a shifted 8bit value.
MSR/MRS and CPSR/SPSR supported by ARMv3 and up.
```

ARMv2 and below contained PSR flags in R15, accessed by CMP/CMN/TST/TEQ{P}.

The field mask bits specify which bits of the destination Psr are write-able (or write-protected), one or more of these bits should be set, for example, CPSR fsxc (aka CPSR aka CPSR all) unlocks all bits (see below user mode restriction though).

Restrictions:

In non-privileged mode (user mode): only condition code bits of CPSR can be changed, control bits can't.

Only the SPSR of the current mode can be accessed; In User and System modes no SPSR exists.

The T-bit may not be changed; for THUMB/ARM switching use BX instruction.

Unused Bits in CPSR are reserved for future use and should never be changed (except for unused bits in the flags field).

Execution Time: 1S.

Note: The A22i assembler recognizes MOV as alias for both MSR and MRS because it is practically not possible to remember whether MSR or MRS was the load or store opcode, and/or whether it does load to or from the Psr register.

ARM Opcodes: Memory: Single Data Transfer (LDR, STR, PLD)

```
Opcode Format
 Bit
         Expl.
 31-28 Condition (Must be 1111b for PLD)
 27-26 Must be 01b for this instruction
         I - Immediate Offset Flag (0=Immediate, 1=Shifted Register)
         P - Pre/Post (0=post; add offset after transfer, 1=pre; before trans.)
 24
        U - Up/Down Bit (0=down; subtract offset from base, 1=up; add to base)
 23
         B - Byte/Word bit (0=transfer 32bit/word, 1=transfer 8bit/byte)
 When above Bit 24 P=0 (Post-indexing, write-back is ALWAYS enabled):
          T - Memory Management (0=Normal, 1=Force non-privileged access)
 When above Bit 24 P=1 (Pre-indexing, write-back is optional):
          W - Write-back bit (0=no write-back, 1=write address into base)
        L - Load/Store bit (0=Store to memory, 1=Load from memory)
 20
         0: STR{cond}{B}{T} Rd,<Address> ;[Rn+/-<offset>]=Rd
         1: LDR{cond}{B}{T} Rd,<Address> ;Rd=[Rn+/-<offset>]
         (1: PLD <Address> ; Prepare Cache for Load, see notes below)
         Whereas, B=Byte, T=Force User Mode (only for POST-Indexing)
                                          (RO..R15) (including R15=PC+8)
 19-16 Rn - Base register
 15-12 Rd - Source/Destination Register (R0..R15) (including R15=PC+12)
 When above I=0 (Immediate as Offset)
   11-0 Unsigned 12bit Immediate Offset (0-4095, steps of 1)
 When above I=1 (Register shifted by Immediate as Offset)
          Is - Shift amount
   11-7
                                  (1-31, 0=Special/See below)
                                  (0=LSL, 1=LSR, 2=ASR, 3=R0R)
   6-5
          Shift Type
          Must be 0 (Reserved, see The Undefined Instruction)
          Rm - Offset Register (R0..R14) (not including PC=R15)
   3-0
Instruction Formats for <Address>
An expression which generates an address:
 <expression>
                                ;an immediate used as address
  ;*** restriction: must be located in range PC+/-4095+8, if so,
  ;*** assembler will calculate offset and use PC (R15) as base.
Pre-indexed addressing specification:
  [Rn]
                                ;offset = zero
```

```
[Rn, <#{+/-}expression>]{!} ;offset = immediate
[Rn, {+/-}Rm{,<shift>} ]{!} ;offset = register shifted by immediate
Post-indexed addressing specification:
[Rn], <#{+/-}expression> ;offset = immediate
[Rn], {+/-}Rm{,<shift>} ;offset = register shifted by immediate
Whereas...
<shift> immediate shift such like LSL#4, ROR#2, etc. (see ALU opcodes).
{!} exclamation mark ("!") indicates write-back (Rn will be updated).
```

Notes

Shift amount 0 has special meaning, as described for ALU opcodes.

When writing a word (32bit) to memory, the address should be word-aligned.

When reading a byte from memory, upper 24 bits of Rd are zero-extended.

LDR PC,<op> on ARMv4 leaves CPSR.T unchanged.

LDR PC, <op> on ARMv5 sets CPSR.T to <op> Bit0, (1=Switch to Thumb).

When reading a word from a halfword-aligned address (which is located in the middle between two word-aligned addresses), the lower 16bit of Rd will contain [address] ie. the addressed halfword, and the upper 16bit of Rd will contain [Rd-2] ie. more or less unwanted garbage. However, by isolating lower bits this may be used to read a halfword from memory. (Above applies to little endian mode, as used in GBA.)

In a virtual memory based environment (ie. not in the GBA), aborts (ie. page faults) may take place during execution, if so, Rm and Rn should not specify the same register when post-indexing is used, as the abort-handler might have problems to reconstruct the original value of the register.

Return: CPSR flags are not affected.

Execution Time: For normal LDR: 1S+1N+1I. For LDR PC: 2S+2N+1I. For STR: 2N.

PLD <Address>; Prepare Cache for Load

PLD must use following settings cond=1111b, P=1, B=1, W=0, L=1, Rd=1111b, the address may not use post-indexing, and may not use writeback, the opcode is encoded identical as LDRNVB R15,<Address>.

PLD signalizes to the memory system that a specific memory address will be soon accessed, the memory system may use this hint to prepare caching/pipelining, aside from that, PLD does not have any affect to the program logic, and behaves identical as NOP. PLD supported by ARMv5TE only, not ARMv5TExP.

ARM Opcodes: Memory: Halfword, Doubleword, and Signed Data Transfer

Opcode Format

. Bit Expl.

```
31-28 Condition
  27-25 Must be 000b for this instruction
         P - Pre/Post (0=post; add offset after transfer, 1=pre; before trans.)
  23
         U - Up/Down Bit (0=down; subtract offset from base, 1=up; add to base)
         I - Immediate Offset Flag (0=Register Offset, 1=Immediate Offset)
  When above Bit 24 P=0 (Post-indexing, write-back is ALWAYS enabled):
    21
           Not used, must be zero (0)
  When above Bit 24 P=1 (Pre-indexing, write-back is optional):
    21
           W - Write-back bit (0=no write-back, 1=write address into base)
  20
         L - Load/Store bit (0=Store to memory, 1=Load from memory)
                                           (R0-R15) (Including R15=PC+8)
  19-16 Rn - Base register
  15-12 Rd - Source/Destination Register (R0-R15) (Including R15=PC+12)
  11-8
         When above Bit 22 I=0 (Register as Offset):
           Not used. Must be 0000b
         When above Bit 22 I=1 (immediate as Offset):
           Immediate Offset (upper 4bits)
         Reserved, must be set (1)
  7
  6-5
         Opcode (0-3)
         When Bit 20 L=0 (Store) (and Doubleword Load/Store):
          0: Reserved for SWP instruction
          1: STR{cond}H Rd,<Address> ;Store halfword
                                                         [a]=Rd
          2: LDR\{cond\}D Rd,\langle Address \rangle; Load Doubleword R(d)=[a], R(d+1)=[a+4]
          3: STR{cond}D Rd,<Address> ;Store Doubleword [a]=R(d), [a+4]=R(d+1)
         When Bit 20 L=1 (Load):
          0: Reserved.
          1: LDR{cond}H Rd,<Address> ;Load Unsigned halfword (zero-extended)
          2: LDR{cond}SB Rd,<Address> ;Load Signed byte (sign extended)
          3: LDR{cond}SH Rd,<Address> ;Load Signed halfword (sign extended)
         Reserved, must be set (1)
  3-0
         When above Bit 22 I=0:
           Rm - Offset Register
                                            (R0-R14) (not including R15)
         When above Bit 22 I=1:
           Immediate Offset (lower 4bits) (0-255, together with upper bits)
STRH,LDRH,LDRSB,LDRSH supported on ARMv4 and up.
STRD/LDRD supported on ARMv5TE only, not ARMv5, not ARMv5TExP.
STRD/LDRD: base writeback: Rn should not be same as R(d) or R(d+1).
STRD: index register: Rm should not be same as R(d) or R(d+1).
STRD/LDRD: Rd must be an even numbered register (R0,R2,R4,R6,R8,R10,R12).
STRD/LDRD: Address must be double-word aligned (multiple of eight).
```

Instruction Formats for <Address>

An expression which generates an address: <expression> ;an immediate used as address

```
;*** restriction: must be located in range PC+/-255+8, if so,
  ;*** assembler will calculate offset and use PC (R15) as base.
Pre-indexed addressing specification:
  [Rn]
                                 ;offset = zero
  [Rn, <#{+/-}expression>]{!} ;offset = immediate
  [Rn, \{+/-\}Rm]\{!\}
                                 ;offset = register
Post-indexed addressing specification:
  [Rn], <#{+/-}expression>
                                 :offset = immediate
  [Rn], \{+/-\}Rm
                                 :offset = register
Whereas
  {!}
           exclamation mark ("!") indicates write-back (Rn will be updated).
```

Return: No Flags affected.

Execution Time: For Normal LDR, 1S+1N+1I. For LDR PC, 2S+2N+1I. For STRH 2N.

ARM Opcodes: Memory: Block Data Transfer (LDM, STM)

Opcode Format

```
Bit
         Expl.
  31-28 Condition
 27-25 Must be 100b for this instruction
        P - Pre/Post (0=post; add offset after transfer, 1=pre; before trans.)
        U - Up/Down Bit (0=down; subtract offset from base, 1=up; add to base)
        S - PSR & force user bit (0=No, 1=load PSR or force user mode)
 22
        W - Write-back bit (0=no write-back, 1=write address into base)
        L - Load/Store bit (0=Store to memory, 1=Load from memory)
         0: STM{cond}{amod} Rn{!},<Rlist>{^} ;Store (Push)
         1: LDM{cond}{amod} Rn{!},<Rlist>{^} ;Load (Pop)
         Whereas, {!}=Write-Back (W), and {^}=PSR/User Mode (S)
 19-16 Rn - Base register
                                           (R0-R14) (not including R15)
        Rlist - Register List
 (Above 'offset' is meant to be the number of words specified in Rlist.)
Return: No Flags affected.
```

Execution Time: For normal LDM, nS+1N+1I. For LDM PC, (n+1)S+2N+1I. For STM (n-1)S+2N. Where n is the number of words transferred.

Addressing Modes {amod}

```
The IB,IA,DB,DA suffixes directly specify the desired U and P bits:
```

```
IB increment before     ;P=1, U=1
IA increment after     ;P=0, U=1
```

```
DB decrement before
                               ;P=1, U=0
 DA decrement after
                              ;P=0, U=0
Alternately, FD,ED,FA,EA could be used, mostly to simplify mnemonics for stack transfers.
 ED empty stack, descending ;LDM: P=1, U=1 ;STM: P=0, U=0
 FD full stack, descending ;
                                    P=0 , U=1 ;
                                                    P=1, U=0
                                                    P=0, U=1
 EA empty stack, ascending ;
                                    P=1, U=0 ;
 FA full stack, ascending ;
                                    P=0, U=0;
                                                    P=1, U=1
Ie, the following expressions are aliases for each other:
 STMFD=STMDB=PUSH STMED=STMDA STMFA=STMIB STMEA=STMIA
 LDMFD=LDMIA=POP
                    LDMED=LDMIB LDMFA=LDMDA LDMEA=LDMDB
Note: The equivalent THUMB functions use fixed organization:
 PUSH/POP: full descending
                              ;base register SP (R13)
 LDM/STM: increment after
                               ;base register R0..R7
```

Descending is common stack organization as used in 80x86 and Z80 CPUs, SP is decremented when pushing/storing data, and incremented when popping/loading data.

When S Bit is set (S=1)

```
If instruction is LDM and R15 is in the list: (Mode Changes)
While R15 loaded, additionally: CPSR=SPSR_<current mode>
Otherwise: (User bank transfer)
Rlist is referring to User Bank Registers, R0-R15 (rather than register related to the current mode, such like R14_svc etc.)
Base write-back should not be used for User bank transfer.
Caution - When instruction is LDM:
If the following instruction reads from a banked register (eg. R14_svc), then CPU might still read R14 instead; if necessary insert a dummy NOP.
```

Notes

The base address should be usually word-aligned.

LDM Rn,...,PC on ARMv4 leaves CPSR.T unchanged.

LDR Rn,...,PC on ARMv5 sets CPSR.T to <op> Bit0, (1=Switch to Thumb).

Transfer Order

The lowest Register in Rlist (R0 if its in the list) will be loaded/stored to/from the lowest memory address.

Internally, the rlist register are always processed with INCREASING addresses (ie. for DECREASING addressing modes, the CPU does first calculate the lowest address, and does then process rlist with increasing addresses; this detail can be important when accessing memory mapped I/O ports).

Strange Effects on Invalid Rlist's

Empty Rlist: R15 loaded/stored (ARMv4 only), and Rb=Rb+/-40h (ARMv4-v5).

Writeback with Rb included in Rlist: Store OLD base if Rb is FIRST entry in Rlist, otherwise store NEW base (STM/ARMv4), always store OLD base

ARM Opcodes: Memory: Single Data Swap (SWP)

Opcode Format

```
Expl.
Bit
31-28 Condition
27-23 Must be 00010b for this instruction
       Opcode (fixed)
        SWP{cond}{B} Rd,Rm,[Rn]
                                      :Rd=[Rn], [Rn]=Rm
       B - Byte/Word bit (0=swap 32bit/word, 1=swap 8bit/byte)
21-20 Must be 00b for this instruction
19-16 Rn - Base register
                                              (R0-R14)
15-12 Rd - Destination Register
                                              (R0-R14)
11-4 Must be 00001001b for this instruction
3-0
       Rm - Source Register
                                              (R0-R14)
```

SWP/SWPB supported by ARMv2a and up.

Swap works properly including if Rm and Rn specify the same register.

R15 may not be used for either Rn,Rd,Rm. (Rn=R15 would be MRS opcode).

Upper bits of Rd are zero-expanded when using Byte quantity. For info about byte and word data memory addressing, read LDR and STR opcode description. Execution Time: 1S+2N+1I. That is, 2N data cycles, 1S code cycle, plus 1I.

ARM Opcodes: Coprocessor Instructions (MRC/MCR, LDC/STC, CDP, MCRR/MRRC)

Coprocessor Register Transfers (MRC, MCR) (with ARM Register read/write)

```
Bit
       Expl.
31-28 Condition (or 1111b for MRC2/MCR2 opcodes on ARMv5 and up)
27-24 Must be 1110b for this instruction
23-21 CP Opc - Coprocessor operation code
                                                    (0-7)
20
       ARM-Opcode (0-1)
        0: MCR{cond} Pn,<cpopc>,Rd,Cn,Cm{,<cp>}
                                                   :move from ARM to CoPro
                     Pn, <cpopc>, Rd, Cn, Cm{, <cp>}
        0: MCR2
                                                   :move from ARM to CoPro
        1: MRC{cond} Pn,<cpopc>,Rd,Cn,Cm{,<cp>}
                                                   ;move from CoPro to ARM
                     Pn, <cpopc>, Rd, Cn, Cm{, <cp>}
        1: MRC2
                                                   ;move from CoPro to ARM
              - Coprocessor source/dest. Register (CO-C15)
19-16 Cn
              - ARM source/destination Register
                                                    (R0-R15)
15-12 Rd
11-8
       Pn
              - Coprocessor number
                                                    (P0-P15)
              - Coprocessor information
7-5
                                                    (0-7)
```

```
4 Reserved, must be one (1) (otherwise CDP opcode)
```

3-0 Cm - Coprocessor operand Register (CO-C15

MCR/MRC supported by ARMv2 and up, MCR2/MRC2 by ARMv5 and up.

A22i syntax allows to use MOV with Rd specified as first (dest), or last (source) operand. Native MCR/MRC syntax uses Rd as middle operand, <cp> can be ommitted if <cp> is zero.

When using MCR with R15: Coprocessor will receive a data value of PC+12.

When using MRC with R15: Bit 31-28 of data are copied to Bit 31-28 of CPSR (ie. N,Z,C,V flags), other data bits are ignored, CPSR Bit 27-0 are not affected, R15 (PC) is not affected.

Execution time: 1S+bI+1C for MCR, 1S+(b+1)I+1C for MRC.

Return: For MRC only: Either R0-R14 modified, or flags affected (see above).

For details refer to original ARM docs. The opcodes irrelevant for GBA/NDS7 because no coprocessor exists (except for a dummy CP14 unit). However, NDS9 includes a working CP15 unit.

ARM CP14 ICEbreaker Debug Communications Channel

ARM CP15 System Control Coprocessor

Coprocessor Data Transfers (LDC, STC) (with Memory read/write)

```
Bit
       Expl.
31-28 Condition (or 1111b for LDC2/STC2 opcodes on ARMv5 and up)
27-25 Must be 110b for this instruction
       P - Pre/Post (0=post; add offset after transfer, 1=pre; before trans.)
      U - Up/Down Bit (0=down; subtract offset from base, 1=up; add to base)
23
22
      N - Transfer length (0-1, interpretation depends on co-processor)
      W - Write-back bit (0=no write-back, 1=write address into base)
21
       Opcode (0-1)
        0: STC{cond}{L} Pn,Cd,<Address> ;Store to memory (from coprocessor)
                       Pn,Cd,<Address> ;Store to memory (from coprocessor)
        0: STC2{L}
        1: LDC(cond){L} Pn,Cd,<Address> ;Read from memory (to coprocessor)
                       Pn,Cd,<Address> ;Read from memory (to coprocessor)
        1: LDC2{L}
       whereas {L} indicates long transfer (Bit 22: N=1)
             - ARM Base Register
                                                            (R15=PC+8)
19-16 Rn
                                               (R0-R15)
             - Coprocessor src/dest Register (C0-C15)
15-12 Cd
             - Coprocessor number
11-8
      Pn
                                               (P0-P15)
       Offset - Unsigned Immediate, step 4
                                              (0-1020, in steps of 4)
7-0
```

LDC/STC supported by ARMv2 and up, LDC2/STC2 by ARMv5 and up.

Execution time: (n-1)S+2N+bI, n=number of words transferred.

For details refer to original ARM docs, irrelevant in GBA because no coprocessor exists.

Coprocessor Data Operations (CDP) (without Memory or ARM Register operand)

- Bit Expl.
- 31-28 Condition (or 1111b for CDP2 opcode on ARMv5 and up)
- 27-24 Must be 1110b for this instruction

```
ARM-Opcode (fixed)
           CDP{cond} Pn,<cpopc>,Cd,Cn,Cm{,<cp>}
                     Pn, <cpopc>, Cd, Cn, Cm{, <cp>}
 23-20 CP Opc - Coprocessor operation code
                                                    (0-15)
 19-16 Cn
                - Coprocessor operand Register
                                                    (C0-C15)
 15-12 Cd
                - Coprocessor destination Register (CO-C15)
                - Coprocessor number
 11-8
                                                    (P0-P15)
 7-5
                - Coprocessor information
                                                    (0-7)
         Reserved, must be zero (otherwise MCR/MRC opcode)
 3-0
                - Coprocessor operand Register
                                                    (C0-C15)
CDP supported by ARMv2 and up, CDP2 by ARMv5 and up.
```

Execution time: 1S+bI, b=number of cycles in coprocessor busy-wait loop.

Return: No flags affected, no ARM-registers used/modified.

For details refer to original ARM docs, irrelevant in GBA because no coprocessor exists.

Coprocessor Double-Register Transfer (MCRR, MRRC) - ARMv5TE only

```
Bit
         Expl.
 31-28 Condition
 27-21 Must be 1100010b for this instruction
        L - Opcode (Load/Store)
          0: MCRR{cond} Pn,opcode,Rd,Rn,Cm ;write Rd,Rn to coproc
         1: MRRC(cond) Pn,opcode,Rd,Rn,Cm ; read Rd,Rn from coproc
 19-16 Rn - Second source/dest register
                                               (R0-R14)
 15-12 Rd - First source/dest register
                                               (R0-R14)
                - Coprocessor number
                                               (P0-P15)
 11-8
        CP Opc - Coprocessor operation code
 7 - 4
                                               (0-15)
                - Coprocessor operand Register (CO-C15)
 3-0
Supported by ARMv5TE only, not ARMv5, not ARMv5TExP.
```

THUMB Instruction Summary

The table below lists all THUMB mode instructions with clock cycles, affected CPSR flags, Format/chapter number, and description. Only register R0..R7 can be used in thumb mode (unless R8-15,SP,PC are explicitly mentioned).

Logical Operations

```
Instruction
                   Cycles Flags Format Expl.
MOV Rd, Imm8bit
                    1S
                           NZ--
                                      Rd=nn
MOV Rd, Rs
                    1S
                            NZ00
                                      Rd=Rs+0
                    1S
MOV R0..14,R8..15
                                      Rd=Rs
                                      Rd=Rs
MOV R8..14,R0..15
                    15
```

```
MOV R15, R0..15
                     2S+1N
                                      PC=Rs
                            NZ--
MVN Rd, Rs
                     1S
                                      Rd=NOT Rs
                    15
                            NZ--
AND Rd, Rs
                                      Rd=Rd AND Rs
TST Rd, Rs
                    15
                           NZ--
                                  4 Void=Rd AND Rs
                    15
BIC Rd, Rs
                           NZ--
                                  4
                                      Rd=Rd AND NOT Rs
                    15
                            NZ--
ORR Rd, Rs
                                      Rd=Rd OR Rs
EOR Rd, Rs
                    15
                           NZ--
                                      Rd=Rd XOR Rs
                                  4
LSL Rd, Rs, Imm5bit
                    1S
                            NZc-
                                      Rd=Rs SHL nn
LSL Rd, Rs
                     1S+1I NZc-
                                      Rd=Rd SHL (Rs AND 0FFh)
LSR Rd, Rs, Imm5bit
                    15
                            NZc-
                                 1
                                      Rd=Rs SHR nn
LSR Rd,Rs
                     1S+1I NZc-
                                      Rd=Rd SHR (Rs AND 0FFh)
ASR Rd,Rs,Imm5bit
                    1S
                            NZc- 1
                                      Rd=Rs SAR nn
ASR Rd, Rs
                    1S+1I NZc-
                                      Rd=Rd SAR (Rs AND 0FFh)
ROR Rd, Rs
                    1S+1I NZc-
                                  4
                                      Rd=Rd ROR (Rs AND OFFh)
NOP
                    1S
                                      R8=R8
```

Carry flag affected only if shift amount is non-zero.

Arithmetic Operations and Multiply

Instruction	Cycles	Flags	For	rmat Expl.	
ADD Rd,Rs,Imm3bit	15	NZCV	2	Rd=Rs+nn	
ADD Rd,Imm8bit	1S	NZCV	3	Rd=Rd+nn	
ADD Rd,Rs,Rn	1S	NZCV	2	Rd=Rs+Rn	
ADD R014,R815	1S		5	Rd=Rd+Rs	
ADD R814,R015	1S		5	Rd=Rd+Rs	
ADD R15,R015	2S+1N		5	PC=Rd+Rs	
ADD Rd,PC,Imm8bit*	4 1S		12	Rd=((\$+4) AND I	NOT 2)+nn
ADD Rd, SP, Imm8bit*	4 1S		12	Rd=SP+nn	
ADD SP,Imm7bit*4	1S		13	SP=SP+nn	
ADD SP,-Imm7bit*4	1S		13	SP=SP-nn	
ADC Rd,Rs	1S	NZCV	4	Rd=Rd+Rs+Cy	
SUB Rd,Rs,Imm3Bit	1S	NZCV	2	Rd=Rs-nn	
SUB Rd,Imm8bit	1S	NZCV	3	Rd=Rd-nn	
SUB Rd,Rs,Rn	1S	NZCV	2	Rd=Rs - Rn	
SBC Rd,Rs	1S	NZCV	4	Rd=Rd-Rs-NOT Cy	y
NEG Rd,Rs	1S	NZCV	4	Rd=0-Rs	
CMP Rd,Imm8bit	1S	NZCV	3	Void=Rd-nn	
CMP Rd,Rs	1S	NZCV	4	Void=Rd-Rs	
CMP R0-15,R8-15	1S	NZCV	5	Void=Rd-Rs	
CMP R8-15,R0-15	1S	NZCV	5	Void=Rd-Rs	
CMN Rd,Rs	1S	NZCV	4	Void=Rd+Rs	
MUL Rd,Rs	1S+mI	NZx-	4	Rd=Rd*Rs	

Jumps and Calls

Instruction Cycles Flags Format Expl.

```
B disp
                               ---- 18 PC=$+/-2048
                    2S+1N
BL disp
                    3S+1N
                               ---- 19
                                       PC=\$+/-4M, LR=\$+5
B{cond=true} disp
                    2S+1N
                                       PC=\$+/-0...256
                               ---- 16
B{cond=false} disp
                    1S
                               ---- 16
                                       N/A
BX R0..15
                    2S+1N
                               ---- 5
                                       PC=Rs, ARM/THUMB (Rs bit0)
                                       PC=8, ARM SVC mode, LR=$+2
SWI Imm8bit
                    2S+1N
BKPT Imm8bit
                    ???
                                        ??? ARM9 Prefetch Abort
                    ???
                               ---- ??? ??? ARM9
BLX disp
                    ???
                               ---- ??? ??? ARM9
BLX R0..R14
POP {Rlist,}PC
                 (n+1)S+2N+1I ---- 14
                               ---- 5
                                       PC=Rs
MOV R15, R0..15
                    2S+1N
                    2S+1N
                               ---- 5 PC=Rd+Rs
ADD R15.R0..15
```

The thumb BL instruction occupies two 16bit opcodes, 32bit in total.

Memory Load/Store

```
Instruction
                   Cvcles
                             Flags Format Expl.
LDR Rd,[Rb,5bit*4] 1S+1N+1I ---- 9
                                        Rd = WORD[Rb+nn]
LDR Rd, [PC,8bit*4] 1S+1N+1I
                              ---- 6
                                       Rd = WORD[PC+nn]
                              ---- 11
LDR Rd,[SP,8bit*4] 1S+1N+1I
                                       Rd = WORD[SP+nn]
LDR Rd, [Rb, Ro]
                    1S+1N+1I
                              ---- 7
                                        Rd = WORD[Rb+Ro]
LDRB Rd, [Rb,5bit*1] 1S+1N+1I
                              ---- 9
                                        Rd = BYTE[Rb+nn]
LDRB Rd, [Rb, Ro]
                              ---- 7
                                        Rd = BYTE[Rb+Ro]
                    1S+1N+1I
LDRH Rd, [Rb,5bit*2] 1S+1N+1I
                                        Rd = HALFWORD[Rb+nn]
                              ---- 10
LDRH Rd, [Rb, Ro]
                    1S+1N+1I
                                    8
                                        Rd = HALFWORD[Rb+Ro]
LDSB Rd, [Rb, Ro]
                    1S+1N+1I
                                    8
                                        Rd = SIGNED BYTE[Rb+Ro]
LDSH Rd, [Rb, Ro]
                    1S+1N+1I
                              ---- 8
                                       Rd = SIGNED HALFWORD[Rb+Ro]
STR Rd, [Rb,5bit*4] 2N
                               ---- 9
                                       WORD[Rb+nn] = Rd
STR Rd,[SP,8bit*4] 2N
                                       WORD[SP+nn] = Rd
                              ---- 11
                               ---- 7
                                       WORD[Rb+Ro] = Rd
STR Rd,[Rb,Ro]
                    2N
STRB Rd, [Rb,5bit*1] 2N
                               ---- 9
                                        BYTE[Rb+nn] = Rd
                               ---- 7
                                       BYTE[Rb+Ro] = Rd
STRB Rd, [Rb, Ro]
                    2N
                                       HALFWORD[Rb+nn] = Rd
STRH Rd, [Rb, 5bit*2] 2N
                               ---- 10
                                        HALFWORD[Rb+Ro]=Rd
STRH Rd, [Rb, Ro]
                               ---- 8
PUSH {Rlist}{LR}
                    (n-1)S+2N ---- 14
                               ---- 14
                                        (ARM9: with mode switch)
POP {Rlist}{PC}
STMIA Rb!, {Rlist}
                    (n-1)S+2N ---- 15
LDMIA Rb!, {Rlist}
                    nS+1N+1I ---- 15
```

THUMB Binary Opcode Format

This table summarizes the position of opcode/parameter bits for THUMB mode instructions, Format 1-19.

Form
$$| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Shifted |$$

2_	_0	0_	0	_1_	1_	_I,	_0p_	. F	Rn/nn	Rs	Rd	_ ADD/SUB
3_	_0_	0_	1_1	0	o		Rd			Offset		_ Immedi.
4_	_0	1_	0	_0_	0	_0_		0p	D	Rs	Rd	_ AluOp
5_	_0	1_	0	0	0	_1_	0	p	Hd_ Hs_	Rs	Rd	_ HiReg/BX
6_	_0	1_	0	0	1_		_Rd_			Word		_ LDR PC
7_	0	1_	0	_1_	0p)	_0_	. F	Ro	Rb	Rd	_ LDR/STR
8_	_0	1_	0	_1_	0p)	_1_		Ro	Rb	Rd	_ ""H/SB/SH
9_	_0	1_	1_	0	0			Offse		Rb	Rd	_ ""{B}
10	_1_	0_	0	0_	0p_			Offse	et	Rb	Rd	_ ""H
11	_1_	0_	0	_1_	0p_		_Rd_			Word		_ "" SP
12	_1_	0_	1_	0_	0p_		_Rd_			Word		_ ADD_PC/SP
13	_1	0_	1_	_1_	0	0	0_	0_	_S_	Word		_ ADD SP,nn
14	_1	0_	1_	_1_	0p_	_1_	0_	_R_		Rlist		_ PUSH/POP
17	$ _{-1}_{}$	0_	1	_1_	1	_1_	1_	0		User_Data	a	_ BKPT_ARM9
15	_1	1_	0	0_	0p_		_Rb_			Rlist		_ STM/LDM
16	$ _{-1}_{}$	1_	0	_1_	l	Co	nd			Signed_Off	set	_ B{cond}
_U	_1	1_	0	_1_	1	_1_	1_	0_		var		_ UndefARM9
17	_1	1_	0	_1_	1	_1_	1_	1_		User_Data	a	_ SWI
18	_1	1_	1_	0	0_				0ff	set		_ B
19	_1_	1_	1_	0	1_					var	_0_	_ BLX.ARM9
_U	_1_	1_	1_	0	1_					var	[_1	_ UndefARM9
19	$ _{-1}_{}$	1_	1_	_1_	_H_				0ffse ⁻	t_Low/High		_ BL,BLX

Further UNDEFS ??? ARM9?

1011 0001 xxxxxxxx (reserved)

1011 0x1x xxxxxxxxx (reserved)

1011 10xx xxxxxxxx (reserved)

1011 1111 xxxxxxxx (reserved)

1101 1110 xxxxxxxx (free for user)

THUMB Opcodes: Register Operations (ALU, BX)

THUMB.1: move shifted register

2-0

Create PDF in your applications with the Pdfcrowd HTML to PDF API

Rd - Destination register (R0..R7)

Example: LSL Rd,Rs,#nn; Rd = Rs << nn; ARM equivalent: MOVS Rd,Rs,LSL #nn

Zero shift amount is having special meaning (same as for ARM shifts), LSL#0 performs no shift (the carry flag remains unchanged), LSR/ASR#0 are interpreted as LSR/ASR#32. Attempts to specify LSR/ASR#0 in source code are automatically redirected as LSL#0, and source LSR/ASR#32 is redirected as opcode LSR/ASR#0.

Execution Time: 1S

Flags: Z=zeroflag, N=sign, C=carry (except LSL#0: C=unchanged), V=unchanged.

```
THUMB.2: add/subtract
```

```
15-11 Must be 00011b for 'add/subtract' instructions
         Opcode (0-3)
           0: ADD Rd,Rs,Rn ;add register
                                                  Rd=Rs+Rn
                            :subtract register
           1: SUB Rd.Rs.Rn
                                                  Rd=Rs-Rn
           2: ADD Rd,Rs,#nn ;add immediate
                                                  Rd=Rs+nn
           3: SUB Rd,Rs,#nn ;subtract immediate Rd=Rs-nn
         Pseudo/alias opcode with Imm=0:
           2: MOV Rd,Rs
                             ;move (affects cpsr) Rd=Rs+0
  8-6
         For Register Operand:
          Rn - Register Operand (R0..R7)
         For Immediate Operand:
           nn - Immediate Value (0-7)
  5-3
         Rs - Source register
                                    (R0..R7)
  2-0
         Rd - Destination register (R0..R7)
Return: Rd contains result, N,Z,C,V affected (including MOV).
```

THUMB.3: move/compare/add/subtract immediate 15-13 Must be 001b for this type of instructions

12-11 Opcode

Execution Time: 1S

```
00b: MOV Rd,#nn
                             ;move
                                            = #nn
        01b: CMP Rd.#nn
                             :compare Void = Rd - #nn
        10b: ADD Rd.#nn
                             :add
                                            = Rd + #nn
        11b: SUB Rd.#nn
                             ;subtract Rd
                                            = Rd - #nn
10-8 Rd - Destination Register (R0..R7)
      nn - Unsigned Immediate
                                 (0-255)
```

ARM equivalents for MOV/CMP/ADD/SUB are MOVS/CMP/ADDS/SUBS same format.

Execution Time: 1S

7 - 0

Return: Rd contains result (except CMP), N,Z,C,V affected (for MOV only N,Z).

THUMB.4: ALU operations

```
15-10 Must be 010000b for this type of instructions
      Opcode (0-Fh)
9-6
```

```
0: AND Rd, Rs
                             ;AND logical
                                                Rd = Rd AND Rs
           1: EOR Rd,Rs
                            ;XOR logical
                                                Rd = Rd XOR Rs
           2: LSL Rd, Rs
                             ;log. shift left
                                                Rd = Rd \ll (Rs AND 0FFh)
           3: LSR Rd, Rs
                            ;log. shift right Rd = Rd >> (Rs AND 0FFh)
           4: ASR Rd, Rs
                            ; arit shift right Rd = Rd SAR (Rs AND 0FFh)
           5: ADC Rd,Rs
                            ;add with carry
                                                Rd = Rd + Rs + Cv
           6: SBC Rd, Rs
                            ;sub with carry
                                                Rd = Rd - Rs - NOT Cy
           7: ROR Rd.Rs
                                                Rd = Rd ROR (Rs AND OFFh)
                             ;rotate right
           8: TST Rd.Rs
                                              Void = Rd AND Rs
                            :test
           9: NEG Rd,Rs
                                                Rd = 0 - Rs
                             ;negate
           A: CMP Rd.Rs
                            ;compare
                                              Void = Rd - Rs
           B: CMN Rd.Rs
                                              Void = Rd + Rs
                            :neg.compare
           C: ORR Rd, Rs
                                                Rd = Rd OR Rs
                            ;OR logical
           D: MUL Rd, Rs
                            ;multiply
                                                Rd = Rd * Rs
           E: BIC Rd,Rs
                            ;bit clear
                                                Rd = Rd AND NOT Rs
           F: MVN Rd,Rs
                                                Rd = NOT Rs
                            :not
 5-3
         Rs - Source Register
                                     (R0..R7)
         Rd - Destination Register (R0..R7)
 2-0
ARM equivalent for NEG would be RSBS.
Return: Rd contains result (except TST,CMP,CMN).
Affected Flags:
 N,Z,C,V for ADC,SBC,NEG,CMP,CMN
 N,Z,C for LSL,LSR,ASR,ROR (carry flag unchanged if zero shift amount)
 N,Z,C
          for MUL on ARMv4 and below: carry flag destroyed
 N,Z
          for MUL on ARMv5 and above: carry flag unchanged
 N,Z
          for AND, EOR, TST, ORR, BIC, MVN
Execution Time:
          for AND, EOR, ADC, SBC, TST, NEG, CMP, CMN, ORR, BIC, MVN
 15
 1S+1T
          for LSL.LSR.ASR.ROR
          for MUL on ARMv4 (m=1..4; depending on MSBs of incoming Rd value)
 1S+mI
          for MUL on ARMv5 (m=3; fucking slow, no matter of MSBs of Rd value)
 1S+mI
THUMB.5: Hi register operations/branch exchange
 15-10 Must be 010001b for this type of instructions
 9-8
         Opcode (0-3)
           0: ADD Rd.Rs
                          :add
                                       Rd = Rd + Rs
           1: CMP Rd,Rs
                          ;compare Void = Rd-Rs ;CPSR affected
           2: MOV Rd,Rs
                          ;move
                                      Rd = Rs
           2: NOP
                                       R8 = R8
                          ; nop
                                       PC = Rs
                                                   ;may switch THUMB/ARM
           3: BX Rs
                          ; jump
           3: BLX Rs
                          ;call
                                       PC = Rs
                                                   ;may switch THUMB/ARM (ARM9)
 7
         MSBd - Destination Register most significant bit (or BL/BLX flag)
         MSBs - Source Register most significant bit
 6
```

```
Rs - Source Register
                                        (together with MSBs: R0..R15)
  5-3
  2-0
         Rd - Destination Register
                                        (together with MSBd: R0..R15)
Restrictions: For ADD/CMP/MOV, MSBs and/or MSBd must be set, ie. it is not allowed that both are cleared.
When using R15 (PC) as operand, the value will be the address of the instruction plus 4 (ie. $+4). Except for BX R15: CPU switches to ARM state, and PC is
auto-aligned as (($+4) AND NOT 2).
For BX, MSBs may be 0 or 1, MSBd must be zero, Rd is not used/zero.
For BLX, MSBs may be 0 or 1, MSBd must be set, Rd is not used/zero.
For BX/BLX, when Bit 0 of the value in Rs is zero:
  Processor will be switched into ARM mode!
  If so, Bit 1 of Rs must be cleared (32bit word aligned).
  Thus, BX PC (switch to ARM) may be issued from word-aligned address
  only, the destination is PC+4 (ie. the following halfword is skipped).
BLX may not use R15. BLX saves the return address as LR=PC+3 (with thumb bit).
Using BLX R14 is possible (sets PC=Old LR, and New LR=retadr).
Assemblers/Disassemblers should use MOV R8.R8 as NOP (in THUMB mode).
Return: Only CMP affects CPSR condition flags!
Execution Time:
```

THUMB Opcodes: Memory Load/Store (LDR/STR)

```
THUMB.6: load PC-relative (for loading immediates from literal pool)
```

```
15-11 Must be 01001b for this type of instructions
  N/A
         Opcode (fixed)
           LDR Rd.[PC.#nn]
                                  :load 32bit
                                                  Rd = WORD[PC+nn]
         Rd - Destination Register (R0..R7)
  10-8
         nn - Unsigned offset
                                       (0-1020 in steps of 4)
  7 - 0
The value of PC will be interpreted as (($+4) AND NOT 2).
Return: No flags affected, data loaded into Rd.
Execution Time: 1S+1N+1I
THUMB.7: load/store with register offset
```

for ADD/MOV/CMP

2S+1N for ADD/MOV with Rd=R15, and for BX

15

```
15-12 Must be 0101b for this type of instructions
      Opcode (0-3)
11-10
        0: STR Rd, [Rb, Ro]
                             ;store 32bit data WORD[Rb+Ro] = Rd
        1: STRB Rd, [Rb, Ro]
                             ;store 8bit data BYTE[Rb+Ro] = Rd
        2: LDR Rd, [Rb, Ro]
                            ;load 32bit data Rd = WORD[Rb+Ro]
        3: LDRB Rd, [Rb, Ro]
                             ;load 8bit data Rd = BYTE[Rb+Ro]
```

```
Must be zero (0) for this type of instructions
  8-6
         Ro - Offset Register
                                            (R0..R7)
  5-3
        Rb - Base Register
                                            (R0..R7)
         Rd - Source/Destination Register (R0..R7)
  2-0
Return: No flags affected, data loaded either into Rd or into memory.
Execution Time: 1S+1N+1I for LDR, or 2N for STR
THUMB.8: load/store sign-extended byte/halfword
  15-12 Must be 0101b for this type of instructions
  11-10 Opcode (0-3)
          0: STRH Rd,[Rb,Ro] ;store 16bit data
                                                          HALFWORD[Rb+Ro] = Rd
          1: LDSB Rd, [Rb,Ro] ;load sign-extended 8bit Rd = BYTE[Rb+Ro]
          2: LDRH Rd, [Rb,Ro] ;load zero-extended 16bit Rd = HALFWORD[Rb+Ro]
          3: LDSH Rd, [Rb,Ro] ; load sign-extended 16bit Rd = HALFWORD[Rb+Ro]
        Must be set (1) for this type of instructions
        Ro - Offset Register
  8-6
                                            (R0..R7)
        Rb - Base Register
                                            (R0..R7)
  5-3
         Rd - Source/Destination Register (R0..R7)
  2-0
Return: No flags affected, data loaded either into Rd or into memory.
Execution Time: 1S+1N+1I for LDR, or 2N for STR
THUMB.9: load/store with immediate offset
 15-13 Must be 011b for this type of instructions
  12-11 Opcode (0-3)
          0: STR Rd, [Rb, #nn] ; store 32bit data
                                                    WORD[Rb+nn] = Rd
          1: LDR Rd,[Rb,#nn] ;load 32bit data
                                                   Rd = WORD[Rb+nn]
          2: STRB Rd,[Rb,#nn] ;store 8bit data
                                                    BYTE[Rb+nn] = Rd
          3: LDRB Rd.[Rb.#nnl :load 8bit data Rd = BYTE[Rb+nnl
  10-6 nn - Unsigned Offset
                                            (0-31 for BYTE, 0-124 for WORD)
  5-3
         Rb - Base Register
                                            (R0..R7)
  2-0
         Rd - Source/Destination Register (R0..R7)
Return: No flags affected, data loaded either into Rd or into memory.
Execution Time: 1S+1N+1I for LDR, or 2N for STR
THUMB.10: load/store halfword
 15-12 Must be 1000b for this type of instructions
         Opcode (0-1)
  11
          0: STRH Rd,[Rb,#nn] ;store 16bit data
                                                   HALFWORD[Rb+nn] = Rd
          1: LDRH Rd, [Rb, #nn] ; load 16bit data Rd = HALFWORD[Rb+nn]
         nn - Unsigned Offset
                                            (0-62, step 2)
  10-6
  5-3
         Rb - Base Register
                                            (R0..R7)
         Rd - Source/Destination Register (R0..R7)
  2-0
```

Return: No flags affected, data loaded either into Rd or into memory. Execution Time: 1S+1N+1I for LDR, or 2N for STR

```
THUMB.11: load/store SP-relative
```

```
15-12 Must be 1001b for this type of instructions
11 Opcode (0-1)

0: STR Rd,[SP,#nn] ;store 32bit data WORD[SP+nn] = Rd

1: LDR Rd,[SP,#nn] ;load 32bit data Rd = WORD[SP+nn]

10-8 Rd - Source/Destination Register (R0..R7)

7-0 nn - Unsigned Offset (0-1020, step 4)

Return: No flags affected, data loaded either into Rd or into memory.

Execution Time: 1S+1N+1I for LDR, or 2N for STR
```

THUMB Opcodes: Memory Addressing (ADD PC/SP)

THUMB.12: get relative address

```
15-12 Must be 1010b for this type of instructions
11 Opcode/Source Register (0-1)
0: ADD Rd,PC,#nn ;Rd = (($+4) AND NOT 2) + nn
1: ADD Rd,SP,#nn ;Rd = SP + nn
10-8 Rd - Destination Register (R0..R7)
7-0 nn - Unsigned Offset (0-1020, step 4)
Return: No flags affected, result in Rd.
```

Execution Time: 1S

THUMB.13: add offset to stack pointer

```
15-8 Must be 10110000b for this type of instructions
7 Opcode/Sign
0: ADD SP,#nn ;SP = SP + nn
1: ADD SP,#-nn ;SP = SP - nn
6-0 nn - Unsigned Offset (0-508, step 4)
```

Return: No flags affected, SP adjusted.

Execution Time: 1S

THUMB Opcodes: Memory Multiple Load/Store (PUSH/POP and LDM/STM)

THUMB.14: push/pop registers

In THUMB mode stack is always meant to be 'full descending', ie. PUSH is equivalent to 'STMFD/STMDB' and POP to 'LDMFD/LDMIA' in ARM mode.

Examples:

```
PUSH {R0-R3} ; push R0,R1,R2,R3
PUSH {R0,R2,LR} ; push R0,R2,LR
POP {R4,R7} ; pop R4,R7
POP {R2-R4,PC} ; pop R2,R3,R4,PC
```

Note: When calling to a sub-routine, the return address is stored in LR register, when calling further sub-routines, PUSH {LR} must be used to save higher return address on stack. If so, POP {PC} can be later used to return from the sub-routine.

POP {PC} ignores the least significant bit of the return address (processor remains in thumb state even if bit0 was cleared), when intending to return with optional mode switch, use a POP/BX combination (eg. POP {R3} / BX R3).

ARM9: POP {PC} copies the LSB to thumb bit (switches to ARM if bit0=0).

Return: No flags affected, SP adjusted, registers loaded/stored.

Execution Time: nS+1N+1I (POP), (n+1)S+2N+1I (POP PC), or (n-1)S+2N (PUSH).

THUMB.15: multiple load/store

Both STM and LDM are incrementing the Base Register.

The lowest register in the list (ie. R0, if it's in the list) is stored/loaded at the lowest memory address.

Examples:

```
STMIA R7!, {R0-R2} ;store R0,R1,R2
LDMIA R0!, {R1,R5} ;store R1,R5
```

Return: No flags affected, Rb adjusted, registers loaded/stored.

Execution Time: nS+1N+1I for LDM, or (n-1)S+2N for STM.

Strange Effects on Invalid Rlist's

Empty Rlist: R15 loaded/stored (ARMv4 only), and Rb=Rb+40h (ARMv4-v5).

Writeback with Rb included in Rlist: Store OLD base if Rb is FIRST entry in Rlist, otherwise store NEW base (STM/ARMv4), always store OLD base

THUMB Opcodes: Jumps and Calls

THUMB.16: conditional branch 15-12 Must be 1101b for this type of instructions 11-8 Opcode/Condition (0-Fh) 0: BEO label ;equal (zero) (same) :Z=1 ;not equal (nonzero) (not same) 1: BNE label : Z=0 ;unsigned higher or same (carry set) 2: BCS/BHS label :C=1 3: BCC/BLO label :C=0 ;unsigned lower (carry cleared) ;negative (minus) 4: BMI label :N=1;positive or zero (plus) 5: BPL label : N=0 ;overflow (V set) 6: BVS label ;V=1;no overflow (V cleared) ; V=0 7: BVC label ;C=1 and Z=0 ;unsigned higher 8: BHI label 9: BLS label ;C=0 or Z=1 ;unsigned lower or same ; N=V ; N<>V A: BGE label ;greater or equal ;less than B: BLT label ;Z=0 and N=V ;greater than C: BGT label ;Z=1 or N<>V ;less or equal D: BLE label E: Undefined, should not be used F: Reserved for SWI instruction (see SWI opcode) Signed Offset, step 2 (\$+4-256..\$+4+254) 7 - 0 Destination address must by halfword aligned (ie. bit 0 cleared) Return: No flags affected, PC adjusted if condition true Execution Time: 2S+1N if condition true (jump executed) 15 if condition false BX and ADD/MOV PC See also THUMB.5: BX Rs, and ADD/MOV PC,Rs. **THUMB.18: unconditional branch** 15-11 Must be 11100b for this type of instructions N/A Opcode (fixed) B label ;branch (jump) Signed Offset, step 2 (\$+4-2048..\$+4+2046) Return: No flags affected, PC adjusted.

Execution Time: 2S+1N

THUMB.19: long branch with link

This may be used to call (or jump) to a subroutine, return address is saved in LR (R14).

Unlike all other THUMB mode instructions, this instruction occupies 32bit of memory which are split into two 16bit THUMB opcodes.

The destination address range is (PC+4)-400000h..+3FFFFEh, ie. PC+/-4M.

Target must be halfword-aligned. As Bit 0 in LR is set, it may be used to return by a BX LR instruction (keeping CPU in THUMB mode).

Return: No flags affected, PC adjusted, return address in LR.

Execution Time: 3S+1N (first opcode 1S, second opcode 2S+1N).

Note: Exceptions may or may not occur between first and second opcode, this is "implementation defined" (unknown how this is implemented in GBA and NDS).

Using only the 2nd half of BL as "BL LR+imm" is possible (for example, Mario Golf Advance Tour for GBA uses opcode F800h as "BL LR+0").

THUMB.17: software interrupt and breakpoint

SWI supposed for calls to the operating system - Enter Supervisor mode (SVC) in ARM state. BKPT intended for debugging - enters Abort mode in ARM state via Prefetch Abort vector.

```
15-8 Opcode
11011111b: SWI nn ;software interrupt
10111110b: BKPT nn ;software breakpoint (ARMv5 and up)
7-0 nn - Comment Field, ignored by processor (8bit value) (0-255)
Execution Time: 2S+1N
```

The exception handler may interprete the SWI Comment Field by examining the lower 8bit of the 16bit opcode opcode at [R14 svc-2].

If your are also using SWI's from inside of ARM mode, then the SWI handler must examine the T Bit SPSR_svc in order to determine whether it's been a ARM SWI - and if so, examine the lower 24bit of the 32bit opcode opcode at [R14_svc-4].

For Returning from SWI use "MOVS PC,R14", that instruction does restore both PC and CPSR, ie. PC=R14_svc, and CPSR=SPSR_svc, and (as called from THUMB mode), it'll also restore THUMB mode.

Nesting SWIs: SPSR_svc and R14_svc should be saved on stack before either invoking nested SWIs, or (if the IRQ handler uses SWIs) before enabling IRQs. Execution SWI/BKPT:

```
R14_svc=PC+2 R14_abt=PC+4 ;save return address

SPSR_svc=CPSR SPSR_abt=CPSR ;save CPSR flags

CPSR=<changed> CPSR=<changed> ;Enter svc/abt, ARM state, IRQs disabled

PC=VVVV0008h PC=VVVV000Ch ;jump to SWI/PrefetchAbort vector address
```

ARM Pseudo Instructions and Directives

ARM Pseudo Instructions

```
nop
 ldr Rd.=Imm
                   ldr Rd,[r15,disp] ;use .pool as parameter field
 add Rd,=addr
                   add/sub Rd.r15.disp
 adr Rd.addr
                   add/sub Rd.r15.disp
                   two add/sub opcodes with disp=xx00h+00yyh
 adrl Rd.addr
 mov Rd.Imm
                   mvn Rd,NOT Imm
                                      :or vice-versa
 and Rd, Rn, Imm
                   bic Rd.Rn.NOT Imm :or vice-versa
                   cmn Rd,Rn,-Imm
 cmp Rd,Rn,Imm
                                      :or vice-versa
 add Rd,Rn,Imm
                   sub Rd.Rn.-Imm
                                      :or vice-versa
All above opcodes may be made conditional by specifying a {cond} field.
```

THUMB Pseudo Instructions

```
nop
                mov r8.r8
ldr Rd.=Imm
                 ldr Rd,[r15,disp]; use .pool as parameter field
add Rd,=addr
                add Rd,r15,disp
adr Rd,addr
                 add Rd,r15,disp
mov Rd,Rs
                 add Rd,Rs,0
                                   ;with Rd,Rs in range r0-r7 each
```

A22i Directives

```
org adr
             assume following code from this address on
             indicate GBA program
. aba
.nds
             indicate NDS program
.dsi
             indicate DSi program
             fix GBA/NDS/DSi header checksum
.fix
.ereader create bmp
                        create GBA e-Reader dotcode .BMP file(s) (bitmaps)
.ereader create raw
                         create GBA e-Reader dotcode .RAW file (useless)
.ereader create bin
                        create GBA e-Reader dotcode .BIN file (smallest)
.ereader japan plus
                         japanese/plus
                                           (default is non-japanese)
.ereader japan original japanese/original (with Z80-stub for GBA-code)
.title 'Txt' defines a title (used for e-Reader dotcodes)
             select TeakLiteII instruction set (for DSi DSP)
.teak
.xtensa
             select Xtensa instruction set (for DSi Atheros Wifi)
.norewrite
             do not delete existing output file (keep following data in file)
             following defines RAM data structure (assembled to nowhere)
.data?
             following is normal ROM code/data (assembled to ROM image)
.code
             includes specified source code file (no nesting/error handling)
.include
             imports specified binary file (optional parameters: ,begin,len)
.import
```

```
.radix nn
               changes default numeric format (nn=2,8,10,16 = bin/oct/dec/hex)
  .errif expr
               generates an error message if expression is nonzero
  .if expr
               assembles following code only if expression is nonzero
  .else
               invert previous .if condition
  .endif
               terminate .if/.ifdef/.ifndef
  .ifdef sym
               assemble following only if symbol is defined
               assemble following only if symbol is not defined
  .ifndef sym
               aligns to an address divisible-by-nn, inserts 00's
  .align nn
               defines a no$qba debuqmessage string, such like .msg 'Init Okay'
  .msq
  .brk
               defines a no$gba source code break opcode
 l equ n
               l=n
     [cmd]
               l=$
                     (global label)
 l:
 @@l: [cmd]
               @@l=$ (local label, all locals are reset at next global label)
               end of source code
 end
 db ...
               define 8bit data (bytes)
               define 16bit data (halfwords)
 dw . . .
               define 32bit data (words)
 dd ...
 defs nn
               define nn bytes space (zero-filled)
               defines a comment (ignored by the assembler)
 ; . . .
               alias for CRLF, eq. allows <db 'Text',0 // dw addr> in one line
 //
A22i Alias Directives (for compatibility with other assemblers)
 align
               .align 4
                                  code16
                                            .thumb
               .align nn
 align nn
                                  .code 16 .thumb
 % nn
               defs nn
                                  code32
                                            .arm
                                  .code 32
  .space nn
               defs nn
                                            .arm
  ..ds nn
               defs nn
                                  ltorq
                                            .pool
                                  .ltorg
                                            .pool
 x=n
               x equ n
               x equ n
                                  ..ltora
                                            loog.
  .equ x,n
  .define \times n \times equ n
                                            db (8bit data)
                                  dcb
 incbin
                                  defb
                                            db (8bit data)
               .import
 aaa...
               ;comment
                                  .bvte
                                            db (8bit data)
                                            db (8bit string)
                                  .ascii
 a ...
               :comment
                                            dw (16bit data)
 @*...
                                  dcw
               ;comment
                                            dw (16bit data)
 @...
               :comment
                                  defw
                                            dw (16bit data)
               .code
                                  .hword
  .text
               .data?
                                            dd (32bit data)
  .bss
                                  dcd
  .global
               (ignored)
                                  defd
                                            dd (32bit data)
               (ignored)
                                  .long
                                            dd (32bit data)
  .extern
  .thumb func (ignored)
                                  .word
                                            dw/dd, don't use
```

Alias Conditions, Opcodes, Operands

.directive

#directive

.fill nn,1,0 defs nn

.end

end

```
hs cs ;condition higher or same = carry set
lo cc ;condition lower = carry cleared
asl lsl ;arithmetic shift left = logical shift left
```

A22i Numeric Formats & Dialects

```
Normal
                          Alias
Type
Decimal
             85
                          #85 &d85
Hexadecimal
             55h
                          #55h 0x55 #0x55 $55 &h55
Octal
             125o
                          00125 &0125
              'U'
                          "11"
Ascii
                          %01010101 0b01010101 &b01010101
Binarv
             01010101b
Roman
             &rLXXXV
                          (very useful for arrays of kings and chapters)
```

Note: The default numeric format can be changed by the .radix directive (usually 10=decimal). For example, with radix 16, values like "85" and "0101b" are treated as hexadecimal numbers (in that case, decimal and binary numbers can be still defined with prefixes &d and &b).

A22i Numeric Operators Priority

```
Prio Operator Aliases
8     (,) brackets
7     +,- sign
6     *,/,MOD,SHL,SHR MUL,DIV,<<,>>
5     +,- operation
4     EQ,GE,GT,LE,LT,NE =,>=,>,<=,<,<>,==,!=
3     NOT
2     AND
1     OR,XOR     EOR
```

Operators of same priority are processed from left to right.

Boolean operators (priority 4) return 1=TRUE, 0=FALSE.

A22i Nocash Syntax

Even though A22i does recognize the official ARM syntax, it's also allowing to use friendly code:

```
mov r0,0ffh ;no C64-style "#", and no C-style "0x" required stmia [r7]!,r0,r4-r5 ;square [base] brackets, no fancy {rlist} brackets mov r0,cpsr ;no confusing MSR and MRS (whatever which is which) mov r0,p0,0,c0,c0,0 ;no confusing MCR and MRC (whatever which is which) ldr r0,[score] ;allows to use clean brackets for relative addresses push rlist ;alias for stmfd [r13]!,rlist (and same for pop/ldmfd) label: ;label definitions recommended to use ":" colons
```

[A22i is the no\$gba debug version's built-in source code assembler.]

ARM CP14 ICEbreaker Debug Communications Channel

The ICEbreaker aka EmbeddedICE module may be found in ARM7TDMI and possibly also in other ARM processors. The main functionality of the module relies on external inputs (BREAKPT signal, etc.) being controlled by external debugging hardware. At software side, ICEbreaker contains a Debug Communications Channel (again to access external hardware), which can be accessed as coprocessor 14 via following opcodes:

```
MRC{cond} P14,0,Rd,C0,C0,0 ;Read Debug Comms Control Register MRC{cond} P14,0,Rd,C1,C0,0 ;Read Debug Comms Data Register MRC{cond} P14,0,Rd,C2,C0,0 ;Read Debug Comms Status Register MCR{cond} P14,0,Rd,C1,C0,0 ;Write Debug Comms Data Register MCR{cond} P14,0,Rd,C2,C0,0 ;Write Debug Comms Status Register
```

The Control register consists of Bit31-28=ICEbreaker version (0001b for ARM7TDMI), Bit27-2=Not specified, Bit0/Bit1=Data Read/Write Status Flags.

The NDS7 and GBA allow to access CP14 (unlike as for CP0..CP13 & CP15, access to CP14 doesn't generate any exceptions), however, the ICEbreaker module appears to be disabled (or completely unimplemented), any reads from P14,0,Rd,C0,C0,0 through P14,7,Rd,C15,C15,7 are simply returning the prefetched opcode value from [\$+8]. ICEbreaker might be eventually used and enabled in Nintendo's hardware debuggers, although external breakpoints are reportedly implemented via /FIQ input rather than via ICEbreaker hardware.

The NDS9 doesn't include a CP14 unit (or it is fully disabled), any attempts to access it are causing invalid instruction exceptions.

ARM CP15 System Control Coprocessor

ARM CP15 Overview

ARM CP15 ID Codes

ARM CP15 Control Register

ARM CP15 Memory Managment Unit (MMU)

ARM CP15 Protection Unit (PU)

ARM CP15 Cache Control

ARM CP15 Tightly Coupled Memory (TCM)

ARM CP15 Misc

ARM CP15 Overview

CP15

In many ARM CPUs, particulary such with memory control facilities, coprocessor number 15 (CP15) is used as built-in System Control Coprocessor. CPUs without memory control functions typically don't include a CP15 at all, in that case even an attempt to read the Main ID register will cause an Undefined Instruction exception.

CP15 Opcodes

```
CP15 can be accessed via MCR and MRC opcodes, with Pn=P15, and <cpopc>=0. MCR{cond} P15,0,Rd,Cn,Cm,<cp>; move from ARM to CP15 MRC{cond} P15,0,Rd,Cn,Cm,<cp>; move from CP15 to ARM Rd can be any ARM register in range R0-R14, R15 should not be used with P15. Cn,Cm,<cp> are used to select a CP15 register, eg. C0,C0,0 = Main ID Register. Other coprocessor opcodes (CDP, LDC, STC) cannot be used with P15.
```

CP15 Register List

Register	Expl.	
C0,C0,0	Main ID Register (R)	
C0,C0,1	Cache Type and Size (R)	
C0,C0,2	TCM Physical Size (R)	
C1,C0,0	Control Register (R/W, or R=Fixed)	
C2,C0,0	PU Cachability Bits for Data/Unified Protection Region	
C2,C0,1	PU Cachability Bits for Instruction Protection Region	
C3,C0,0	PU Cache Write-Bufferability Bits for Data Protection Regions	
C5,C0,0	PU Access Permission Data/Unified Protection Region	
C5,C0,1	PU Access Permission Instruction Protection Region	
C5,C0,2	PU Extended Access Permission Data/Unified Protection Region	
C5,C0,3	PU Extended Access Permission Instruction Protection Region	
C6,C0C7,0	•	
C6,C0C7,1	PU Protection Unit Instruction Region 07	
C7,Cm,Op2	Cache Commands and Halt Function (W)	
C9,C0,0	Cache Data Lockdown	
C9,C0,1	Cache Instruction Lockdown	
C9,C1,0	TCM Data TCM Base and Virtual Size	
C9,C1,1	TCM Instruction TCM Base and Virtual Size	
C13,Cm,Op2	Misc Process ID registers	
C15,Cm,Op2	Misc Implementation Defined and Test/Debug registers	

Data/Unified Registers

Some Cache/PU/TCM registers are declared as "Data/Unified".

That registers are used for Data accesses in case that the CPU contains separate Data and Instruction registers, otherwise the registers are used for both (unified) Data and Instruction accesses.

ARM CP15 ID Codes

C0,C0,0 - Main ID Register (R)

```
12-15 ARM Era (0=Pre-ARM7, 7=ARM7, other=Post-ARM7)
Post-ARM7 Processors
 0-3 Revision Number
 4-15 Primary Part Number (Bit12-15 must be other than 0 or 7)
        (eq. 946h for ARM946)
 16-19 Architecture
                            (1=v4, 2=v4T, 3=v5, 4=v5T, 5=v5TE)
 20-23 Variant Number
 24-31 Implementor
                            (41h=ARM, 44h=Digital Equipment Corp, 69h=Intel)
ARM7 Processors
 0-3 Revision Number
 4-15 Primary Part Number (Bit12-15 must be 7)
 16-22 Variant Number
       Architecture
                            (0=v3. 1=v4T)
 24-31 Implementor
                            (41h=ARM, 44h=Digital Equipment Corp, 69h=Intel)
Pre-ARM7 Processors
 0-3 Revision Number
 4-11 Processor ID LSBs (30h=ARM3/v2, 60h,61h,62=ARM600,610,620/v3)
 12-31 Processor ID MSBs (fixed, 41560h)
Note: On the NDS9, this register is 41059461h (ARMv5TE, ARM946, rev1). NDS7 and GBA don't have CP15s.
C0,C0,1 - Cache Type Register (R)
 0-11 Instruction Cache (bits 0-1=len, 2=m, 3-5=assoc, 6-8=size, 9-11=zero)
                          (bits 0-1=len, 2=m, 3-5=assoc, 6-8=size, 9-11=zero)
 12-23 Data Cache
        Separate Cache Flag (0=Unified, 1=Separate Data/Instruction Caches)
 25-28 Cache Type (0,1,2,6,7=see below, other=reserved)
                                                     Cache lock-down
         Type Method
                             Cache cleaning
              Write-through Not needed
                                                     Not supported
              Write-back
                             Read data block
                                                     Not supported
                             Register 7 operations Not supported
              Write-back
                             Register 7 operations Format A
              Write-back
                             Register 7 operations Format B
              Write-back
                                                                   :<-- NDS9
 29-31 Reserved (zero)
The 12bit Instruction/Data values are decoded as shown below,
                                      ;in that case overriding below
 Cache Absent = (ASSOC=0 \text{ and } M=1)
               = 200h+(100h*M) shl SIZE ;min 0.5Kbytes, max 96Kbytes
 Cache Size
 Associativity = (1+(0.5*M)) shl ASSOC ;min 1-way,
                                                           max 192-wav
 Line Length = 8 \text{ shl LEN}
                                           ;min 8 bytes,
                                                           max 64 bytes
For Unified cache (Bit 24=0), Instruction and Data values are identical.
Note: On the NDS9, this register is 0F0D2112h (Code=2000h bytes, Data=1000h bytes, assoc=whatver, and line size 32 bytes each). NDS7 and GBA don't have
```

C0,C0,2 - Tightly Coupled Memory (TCM) Size Register (R)

CP15s (nor any code/data cache).

```
0-1 Reserved (0)
2 ITCM Absent (0=Present, 1=Absent)
3-5 Reserved (0)
6-9 ITCM Size (Size = 512 SHL N) (or 0=None)
10-13 Reserved (0)
14 DTCM Absent (0=Present, 1=Absent)
15-17 Reserved (0)
18-21 DTCM Size (Size = 512 SHL N) (or 0=None)
22-31 Reserved (0)
```

Note: On the NDS9, this register is 00140180h (ITCM=8000h bytes, DTCM=4000h bytes)). NDS7 and GBA don't have CP15s (nor any ITCM/DTCM).

C0,C0,3..7 - Reserved (R)

Unused/Reserved registers, containing the same value as C0,C0,0.

ARM CP15 Control Register

C1,C0,0 - Control Register (R/W, or R=Fixed)

```
(0=Disable, 1=Enable) (Fixed 0 if none)
0 MMU/PU Enable
1 Alignment Fault Check (0=Disable, 1=Enable) (Fixed 0/1 if none/always on)
                         (0=Disable, 1=Enable) (Fixed 0/1 if none/always on)
2 Data/Unified Cache
                         (0=Disable, 1=Enable) (Fixed 0/1 if none/always on)
3 Write Buffer
                                               (Fixed 1 if always 32bit)
4 Exception Handling
                         (0=26bit, 1=32bit)
  26bit-address faults (0=Enable, 1=Disable) (Fixed 1 if always 32bit)
6 Abort Model (pre v4) (0=Early, 1=Late Abort) (Fixed 1 if ARMv4 and up)
  Endian
                         (0=Little, 1=Big)
                                               (Fixed 0/1 if fixed)
8 System Protection bit (MMU-only)
                         (MMU-only)
9 ROM Protection bit
10 Implementation defined
11 Branch Prediction
                         (0=Disable, 1=Enable)
                         (0=Disable, 1=Enable) (ignored if Unified cache)
12 Instruction Cache
13 Exception Vectors
                         (0=0000000h, 1=FFFF0000h)
14 Cache Replacement
                         (0=Normal/PseudoRandom, 1=Predictable/RoundRobin)
15 Pre-ARMv5 Mode
                         (0=Normal, 1=Pre ARMv5; LDM/LDR/POP PC.Bit0/Thumb)
16 DTCM Enable
                         (0=Disable, 1=Enable)
17 DTCM Load Mode
                         (0=R/W, 1=DTCM Write-only)
18 ITCM Enable
                         (0=Disable, 1=Enable)
                         (0=R/W, 1=ITCM Write-only)
19 ITCM Load Mode
                         (keep these bits unchanged) (usually zero)
20-31 Reserved
```

Various bits in this register may be read-only (fixed 0 if unsupported, or fixed 1 if always activated).

On the NDS bit0,2,7,12..19 are R/W, Bit3..6 are always set, all other bits are always zero.

ARM CP15 Memory Managment Unit (MMU)

Function of some registers depends on whether the CPU contains a MMU or PU.

MMU handles virtual addressing tables.

```
C2,Cm,Op2 MMU Translation Table Base
```

C3, Cm, Op2 MMU Domain Access Control

C5, Cm, Op2 MMU Fault Status

C6, Cm, Op2 MMU Fault Address

C8, Cm, Op2 MMU TLB Control

C10, Cm, Op2 MMU TLB Lockdown

The GBA, and Nintendo DS do not have a MMU.

ARM CP15 Protection Unit (PU)

Protection Unit can be enabled in Bit0 of C1,C0,0 (Control Register).

C2,C0,0 - Cachability Bits for Data/Unified Protection Region (R/W)

C2,C0,1 - Cachability Bits for Instruction Protection Region (if any) (R/W)

0-7 Cachable (C) bits for region 0-7

8-31 Reserved/zero

C3,C0,0 - Cache Write-Bufferability Bits for Data Protection Regions (R/W)

Allows to select what to do when writing to a cached memory snippet:

Write-Through stores the data in the cache line (so subsequent cache reads return correct data), and additionally writes the data to underlaying memory.

Write-Back stores the data in the cache line only, and marks the line as dirty, but doesn't update the underlaying memory (underlaying memory is updated only when the CPU decides to use the cache line for other purposes, or when the user is manually "Cleaning" the cache line).

- 0-7 Bufferable (B) bits for region 0-7 (0=Write-Through, 1=Write-Back)
- 8-31 Reserved/zero

Instruction fetches are, obviously, always read-operations. So, there are no write-bufferability bits for Instruction Protection Regions.

Note: Unrelated to the "Cache Write-Bufferability", the ARM does also have a "Write Buffer" (a small FIFO that can queue only a few writes).

C5,C0,0 - Access Permission Data/Unified Protection Region (R/W)

C5,C0,1 - Access Permission Instruction Protection Region (if any) (R/W)

C5,C0,2 - Extended Access Permission Data/Unified Protection Region (R/W)

Settings 5,6 only for Extended Registers, settings 4,7..15 are Reserved.

C6,C0..C7,0 - Protection Unit Data/Unified Region 0..7 (R/W)

C6,C0..C7,1 - Protection Unit Instruction Region 0..7 (R/W) if any

- 9 Protection Region Enable (0=Disable, 1=Enable)
- 1-5 Protection Region Size (2 SHL X); min=(X=11)=4KB, max=(X=31)=4GB
- 6-11 Reserved/zero
- 12-31 Protection Region Base address (Addr = Y*4K; must be SIZE-aligned)

Overlapping Regions are allowed, Region 7 is having highest priority, region 0 lowest priority.

Background Region

Additionally, any memory areas outside of the eight Protection Regions are handled as Background Region, this region has neither Read nor Write access.

Unified Region Note

On the NDS, the Region registers are unified (C6,C0..C7,1 are read/write-able mirrors of C6,C0..C7,0). Nethertheless, the Cachabilty and Permission registers are NOT unified (separate registers exists for code and data settings).

ARM CP15 Cache Control

Cache is enabled/controlled by Bit 2,3,12,14 in Control Register.

Cache regions are controlled via Protection Unit (PU).

Cache type can be detected via Cache Type Register.

C7,C0..C15,0..7 - Cache Commands (W)

```
Write-only Cache Command Register. Cm, Op2 operands used to select a specific command, with parameter value in Rd.
 Cn,Cm,Op2 Rd
                ARM9 Command
 C7,C0,4 0
                Yes Wait For Interrupt (Halt)
 C7,C5,0
                Yes Invalidate Entire Instruction Cache
          VA Yes Invalidate Instruction Cache Line
 C7,C5,1
 C7,C5,2
          S/I -
                     Invalidate Instruction Cache Line
 C7.C5.4
                     Flush Prefetch Buffer
 C7,C5,6
                     Flush Entire Branch Target Cache
 C7,C5,7
                     Flush Branch Target Cache Entry
           IMP? -
 C7.C6.0
                Yes Invalidate Entire Data Cache
 C7.C6.1
                Yes Invalidate Data Cache Line
          VA
 C7,C6,2
          S/I - Invalidate Data Cache Line
 C7.C7.0
                     Invalidate Entire Unified Cache
 C7,C7,1 VA -
                     Invalidate Unified Cache Line
 C7,C7,2 S/I -
                     Invalidate Unified Cache Line
 C7.C8.2 0
                Yes Wait For Interrupt (Halt), alternately to C7,C0,4
 C7,C10,1 VA Yes Clean Data Cache Line
 C7,C10,2 S/I Yes Clean Data Cache Line
 C7,C10,4 0 - Drain Write Buffer
 C7,C11,1 VA -
                     Clean Unified Cache Line
 C7,C11,2 S/I -
                     Clean Unified Cache Line
 C7,C13,1 VA Yes Prefetch Instruction Cache Line
 C7,C14,1 VA Yes Clean and Invalidate Data Cache Line
 C7,C14,2 S/I Yes Clean and Invalidate Data Cache Line
 C7,C15,1 VA -
                    Clean and Invalidate Unified Cache Line
 C7,C15,2 S/I -
                     Clean and Invalidate Unified Cache Line
Parameter values (Rd) formats:
      Not used, should be zero
 VA Virtual Address
 S/I Set/index; Bit 31..(32-A) = Index, Bit (L+S-1)..L = Set ?
Note:
 Invalidate means to forget all data
 Clean means to write-back dirty cache lines to underlaying memory
 (Clean is important when having "Cache Write-Bufferability" enabled in PU)
C9.C0.0 - Data Cache Lockdown
C9,C0,1 - Instruction Cache Lockdown
(Width (W) of index field depends on cache ASSOCIATIVETY.)
Format A:
 0..(31-W) Reserved/zero
  (32-W)..31 Lockdown Block Index
Format B:
```

0(W-1)	Lockdown Block	Index
W30	Reserved/zero	
31	L	

Cache/Write-buffer should not be enabled for the whole 4GB memory area, high-speed TCM memory doesn't require caching, and caching would have fatal results on I/O ports. So, cache can be used only in combination with the Protection Unit, which allows to enable/disable caching in specified regions.

Note

ARMv5 instruction set supports a Cache Prepare for Load opcode (PLD), see <u>ARM Opcodes: Memory: Single Data Transfer (LDR, STR, PLD)</u>

ARM CP15 Tightly Coupled Memory (TCM)

TCM is high-speed memory, directly contained in the ARM CPU core.

TCM and DMA

TCM doesn't use the ARM bus. A minor disadvantage is that TCM cannot be accessed by DMA. However, the main advantage is that, when using TCM, the CPU can be kept running without any waitstates even while the bus is used for DMA transfers. Operation during DMA works only if all code/data is located in TCM, waitstates are generated if any code/data outside TCM is accessed; in worst case (if there are no gaps in the DMA) then the CPU is halted until the DMA finishes.

TCM and DMA and IRQ

No idea if/how IRQs are handled during DMA? Eventually (unlikely) code in TCM is kept executed until DMA finishes (ie. until the IRQ vector can be accessed. Eventually the IRQ vector is instantly accessed (causing to halt the CPU until DMA finishes). In both cases: Assuming that IRQs are enabled, and that the IRQ vector and/or IRQ handler are located outside TCM.

Separate Instruction (ITCM) and Data (DTCM) Memory

DTCM can be used only for Data accesses, typically used for stacks and other frequently accessed data.

ITCM is primarily intended for instruction accesses, but it can be also used for Data accesses (among others allowing to copy code to ITCM), however, performance isn't optimal when simultaneously accessing ITCM for code and data (such like opcodes in ITCM that use literal pool values in ITCM).

TCM Enable, TCM Load Mode

CP15 Control Register allows to enable ITCM and DTCM, and to switch ITCM/DTCM into Load Mode. In Load Mode (when TCM is enabled), TCM becomes write-only; this allows to read data from source addresses in main memory, and to write data to destination addresses in TCM by using the same addresses; useful for initializing TCM with overlapping source/dest addresses; Load mode works with all Load/Store opcodes, it does NOT work with SWP/SWPB opcodes.

TCM Physical Size can be detected in 3rd ID Code Register. (C0,C0,2)

C9,C1,0 - Data TCM Size/Base (R/W)

C9,C1,1 - Instruction TCM Size/Base (R/W)

- 0 Reserved (0)
- 1-5 Virtual Size (Size = 512 SHL N); min=(N=3)=4KB, max=(N=23)=4GB
- 6-11 Reserved (0)
- 12-31 Region Base (Base = X SHL 12) ; Base must be Size-aligned

The Virtual size settings should be normally same as the Physical sizes (see C0,C0,2). However, smaller sizes are allowed (using only the 1st some KB), as well as bigger sizes (TCM area is then filled with mirrors of physical TCM).

The ITCM region base may be fixed (read-only), for example, on the NDS, ITCM base is always 00000000h, nethertheless the virtual size may be changed (allowing to mirror ITCM to higher addresses).

If DTCM and ITCM do overlap, then ITCM appears to have priority.

TCM and PU

TCM can be used without Protection Unit.

When the protection unit is enabled, TCM is controlled by the PU just like normal memory, the PU should provide R/W Access Permission for TCM regions; cache and write-buffer are not required for high-speed TCM (so both should be disabled for TCM regions).

ARM CP15 Misc

C13,C0,0 - Process ID for Fast Context Switch Extension (FCSE) (R/W)

- 0-24 Reserved/zero
- 25-31 Process ID (PID) (0-127) (0=Disable)

The FCSE allows different processes (each assembled with ORG 0) to be located at virtual addresses in the 1st 32MB area. The FCSE splits the total 4GB address space into blocks of 32MB, accesses to Block(0) are redirected to Block(PID):

IF addr<32M then addr=addr+PID*32M

Respectively, with PID=0, the address remains unchanged (FCSE disabled).

The CPU-to-Memory address handling is shown below:

- 1. CPU outputs a virtual address (VA)
- 2. FCSE adjusts the VA to a modified virtual address (MVA)
- 3. Cache hits determined by examining the MVA, continue below if no hit
- 4. MMU translates MVA to physical address (PA) (if no MMU present: PA=MVA)
- 5. Memory access occurs at PA

The FCSE allows limited virtual addressing even if no MMU is present.

If the MMU is present, then either the FCSE and/or the MMU can be used for virtual addressing; the advantage of using the FCSE (a single write to C13,C0,0) is less overload; using the MMU for the same purpose would require to change virtual address translation table in memory, and to flush the cache.

The NDS doesn't have a FCSE (the FCSE register is read-only, always zero).

```
C13,C0,1 - Trace Process ID (R/W)
```

C13,C1,1 - Trace Process ID (Mirror) (R/W)

This value is output to ETMPROCID pins (if any), allowing to notify external hardware about the currently executed process within multi-tasking programs. 0-31 Process ID

C13,C1,1 is a mirror of C13,C0,1 (for compatibility with other ARM processors).

Both registers are read/write-able on NDS9, but there are no external pin-outs.

<cpopc>

Unlike for all other CP15 registers, the <popc> operand of the MRC/MCR opcodes isn't always zero for below registers, so below registers are using "cpopc,Cn,Cm,op2" notation (instead of the normal "Cn,Cm,op2" notation).

Built-In-Self-Test (BIST)

Allows to test internal memory (ie. TCM, Cache Memory, and Cache TAGs). The tests are filling (and verifying) the selected memory region thrice (once with the fillvalue, then with the inverted fillvalue, and then again with the fillvalue). The BIST functions are intended for diagnostics purposes only, not for use in normal program code (ARM doesn't guarantee future processors to have backwards compatible BIST functions).

```
0,C15,C0,1 - BIST TAG Control Register (R/W)
1,C15,C0,1 - BIST TCM Control Register (R/W)
2,C15,C0,1 - BIST Cache Control Register (R/W)
 0-15 Data Control (see below)
 16-31 Instruction Control (see below)
The above 16bit control values are:
        Start bit
                      (Write: 1=Start) (Read: 1=Busy)
 1
        Pause bit
                      (1=Pause)
        Enable bit
                      (1=Enable)
                      (1=Error) (Read Only)
        Fail Flag
       Complete Flag (1=Ready) (Read Only)
 5-15 Size (2^{(N+2)}) bytes) (\min=N=1=8) bytes, \max=N=24=64MB)
```

Size and Pause are not supported in all implementations.

Caution: While and as long as the Enable bit is set, the corresponding memory region(s) will be disabled. Eg. when testing <either> DTCM <and/or> ITCM, <both> DTCM <and> ITCM are forcefully disabled in C1,C0,0 (Control Register), after the test the software must first clear the BIST enable bit, and then restore DTCM/ITCM bits in C1,C0,0. And of course, the content of the tested memory region must be restored when needed.

```
0,C15,C0,2 - BIST Instruction TAG Address (R/W)
1,C15,C0,2 - BIST Instruction TCM Address (R/W)
2,C15,C0,2 - BIST Instruction Cache Address (R/W)
0,C15,C0,6 - BIST Data TAG Address (R/W)
```

```
1,C15,C0,6 - BIST Data TCM Address (R/W)
2,C15,C0,6 - BIST Data Cache Address (R/W)
  0-31 Word-aligned Destination Address within Memory Block (eg. within ITCM)
On the NDS9, bit0-1, and bit21-31 are always zero.
0,C15,C0,3 - BIST Instruction TAG Fillvalue (R/W)
1,C15,C0,3 - BIST Instruction TCM Fillvalue (R/W)
2,C15,C0,3 - BIST Instruction Cache Fillvalue (R/W)
0,C15,C0,7 - BIST Data TAG Fillvalue (R/W)
1,C15,C0,7 - BIST Data TCM Fillvalue (R/W)
2.C15.C0.7 - BIST Data Cache Fillvalue (R/W)
  0-31 Fillvalue for BIST
After BIST, the selected memory region is filled by that value. That is, on the NDS9 at least, all words will be filled with the SAME value (ie. NOT with
increasing or randomly generated numbers).
0,C15,C0,0 - Cache Debug Test State Register (R/W)
         Reserved (zero)
  0-8
         Disable Instruction Cache Linefill
  10
         Disable Data Cache Linefill
  11
         Disable Instruction Cache Streaming
         Disable Data Cache Streaming
  12
  13-31 Reserved (zero/unpredictable)
3,C15,C0,0 - Cache Debug Index Register (R/W)
          Reserved (zero)
  0..1
  2..4
          Word Address
  5..N
          Index
  N+1..29 Reserved (zero)
  30..31 Segment
3,C15,C1,0 - Cache Debug Instruction TAG (R/W)
3,C15,C2,0 - Cache Debug Data TAG (R/W)
3,C15,C3,0 - Cache Debug Instruction Cache (R/W)
3,C15,C4,0 - Cache Debug Data Cache (R/W)
  0..1
          Set
```

2..3

5..N

Dirty Bits Valid

Index N+1..31 TAG Address

ARM CPU Instruction Cycle Times

Instruction Cycle Summary

```
Instruction
                   Cycles
                               Additional
 ALU
                               +1S+1N if R15 loaded, +1I if SHIFT(Rs)
                   1S
 MSR, MRS
                   1S
                   1S+1N+1I
                               +1S+1N if R15 loaded
 LDR
 STR
                   2N
                   nS+1N+1I
                               +1S+1N if R15 loaded
 LDM
 STM
                   (n-1)S+2N
 SWP
                   1S+2N+1I
 BL (THUMB)
                   3S+1N
 B,BL
                   2S+1N
 SWI, trap
                   2S+1N
 MUL
                   1S+ml
                   1S+(m+1)I
 MLA
                   1S+(m+1)I
 MULL
 MLAL
                   1S+(m+2)I
 CDP
                   1S+bI
 LDC,STC
                   (n-1)S+2N+bI
 MCR
                   1N+bI+1C
 MRC
                   1S+(b+1)I+1C
 {cond} false
                   1S
ARM9:
 Q{D}ADD/SUB
                   1S+Interlock.
 CLZ
                   1S.
 LDR
                   1S+1N+1L
 LDRB, LDRH, LDRmis 1S+1N+2L
 LDR PC ...
 STR
                   1S+1N
                                (not 2N, and both in parallel)
Execution Time: 1S+Interlock (SMULxy,SMLAxy,SMULWx,SMLAWx)
Execution Time: 1S+1I+Interlock (SMLALxy)
```

Whereas,

- n = number of words transferred
- b = number of cycles spent in coprocessor busy-wait loop
- m = depends on most significant byte(s) of multiplier operand

Above 'trap' is meant to be the execution time for exceptions. And '{cond} false' is meant to be the execution time for conditional instructions which haven't been actually executed because the condition has been false.

The separate meaning of the N,S,I,C cycles is:

N - Non-sequential cycle

Requests a transfer to/from an address which is NOT related to the address used in the previous cycle. (Called 1st Access in GBA language). The execution time for 1N is 1 clock cycle (plus non-sequential access waitstates).

S - Sequential cycle

Requests a transfer to/from an address which is located directly after the address used in the previous cycle. Ie. for 16bit or 32bit accesses at incrementing addresses, the first access is Non-sequential, the following accesses are sequential. (Called 2nd Access in GBA language). The execution time for 1S is 1 clock cycle (plus sequential access waitstates).

I - Internal Cycle

CPU is just too busy, not even requesting a memory transfer for now. The execution time for 1I is 1 clock cycle (without any waitstates).

C - Coprocessor Cycle

The CPU uses the data bus to communicate with the coprocessor (if any), but no memory transfers are requested.

Memory Waitstates

Ideally, memory may be accessed free of waitstates (1N and 1S are then equal to 1 clock cycle each). However, a memory system may generate waitstates for several reasons: The memory may be just too slow. Memory is currently accessed by DMA, eg. sound, video, memory transfers, etc. Or when data is squeezed through a 16bit data bus (in that special case, 32bit access may have more waitstates than 8bit and 16bit accesses). Also, the memory system may separate between S and N cycles (if so, S cycles would be typically faster than N cycles).

Memory Waitstates for Different Memory Areas

Different memory areas (eg. ROM and RAM) may have different waitstates. When executing code in one area which accesses data in another area, then the S+N cycles must be split into code and data accesses: 1N is used for data access, plus (n-1)S for LDM/STM, the remaining S+N are code access. If an instruction jumps to a different memory area, then all code cycles for that opcode are having waitstate characteristics of the NEW memory area (except Thumb BL which still executes 1S in OLD area).

ARM CPU Versions

Version Numbers

ARM CPUs are distributed by name ARM#, and are described as ARMv# in specifications, whereas "#" is NOT the same than "v#", for example, ARM7TDMI is ARMv4TM. That is so confusing, that ARM didn't even attempt to clarify the relationship between the various "#" and "v#" values.

Version Variants

Suffixes like "M" (long multiply), "T" (Thumb support), "E" (Enhanced DSP) indicate presence of special features, additionally to the standard instruction set of a given version, or, when preceded by an "x", indicate the absence of that features.

ARMv1 aka ARM1

Some sort of a beta version, according to ARM never been used in any commercial products.

ARMv2 and up

MUL,MLA CDP,LDC,MCR,MRC,STC SWP/SWPB (ARMv2a and up only) Two new FIQ registers

ARMv3 and up

MRS,MSR opcodes (instead CMP/CMN/TST/TEQ{P} opcodes)

CPSR,SPSR registers (instead PSR bits in R15)

Removed never condition, cond=NV no longer valid

32bit addressing (instead 26bit addressing in older versions)

26bit addressing backwards comptibility mode (except v3G)

Abt and Und modes (instead handling aborts/undefined in Svc mode)

SMLAL, SMULL, UMLAL, UMULL (optionally, INCLUDED in v3M, EXCLUDED in v4xM/v5xM)

ARMv4 aka ARM7 and up

LDRH,LDRSB,LDRSH,STRH

Sys mode (privileged user mode)

BX (only ARMv4T, and any ARMv5 or ARMv5T and up)

THUMB code (only T variants, ie. ARMv4T, ARMv5T)

ARMv5 aka ARM9 and up

BKPT,BLX,CLZ (BKPT,BLX also in THUMB mode)

LDM/LDR/POP PC with mode switch (POP PC also in THUMB mode)

CDP2,LDC2,MCR2,MRC2,STC2 (new coprocessor opcodes)
C-flag unchanged by MUL (instead undefined flag value)
changed instruction cycle timings / interlock ??? or not ???
QADD,QDADD,QDSUB,QSUB opcodes, CPSR.Q flag (v5TE and V5TExP only)
SMLAxy,SMLALxy,SMLAWy,SMULxy,SMULWy (v5TE and V5TExP only)
LDRD,STRD,PLD,MCRR,MRRC (v5TE only, not v5, not v5TExP)

ARMv6

No public specifications available.

A Milestone in Computer History

Original ARMv2 has been used in the relative rare and expensive Archimedes deluxe home computers in the late eighties, the Archimedes has caught a lot of attention, particularly for being the first home computer that used a BIOS being programmed in BASIC language - which has been a absolutely revolutionary decadency at that time.

Inspired, programmers all over the world have successfully developed even slower and much more inefficient programming languages, which are nowadays consequently used by nearly all ARM programmers, and by most non-ARM programmers as well.

ARM CPU Data Sheet

This present document is an attempt to supply a brief ARM7TDMI reference, hopefully including all information which is relevant for programmers.

Some details that I have treated as meaningless for GBA programming aren't included - such like Big Endian format, and Virtual Memory data aborts, and most of the chapters listed below.

Have a look at the complete data sheet (URL see below) for more detailed verbose information about ARM7TDMI instructions. That document also includes:

- Signal Description
 - Pins of the original CPU, probably other for GBA.
- Memory Interface
 - Optional virtual memory circuits, etc. not for GBA.
- Coprocessor Interface
 - As far as I know, none such in GBA.
- Debug Interface
 - For external hardware-based debugging.
- ICEBreaker Module
 - For external hardware-based debugging also.
- Instruction Cycle Operations

Detailed: What happens during each cycle of each instruction.

- DC Parameters (Power supply)
- AC Parameters (Signal timings)

The official ARM7TDMI data sheet can be downloaded from ARMs webpage, http://www.arm.com/Documentation/UserMans/PDF/ARM7TDMI.html Be prepared for bloated PDF Format, approx 1.3 MB, about 200 pages.

BIOS Functions

The BIOS includes several System Call Functions which can be accessed by SWI instructions. Incoming parameters are usually passed through registers R0,R1,R2,R3. Outgoing registers R0,R1,R3 are typically containing either garbage, or return value(s). All other registers (R2,R4-R14) are kept unchanged.

Caution

When invoking SWIs from inside of ARM state specify SWI NN*10000h, instead of SWI NN as in THUMB state.

Overview

BIOS Function Summary

BIOS Differences between GBA and NDS functions

All Functions Described

BIOS Arithmetic Functions

BIOS Rotation/Scaling Functions

BIOS Decompression Functions

BIOS Memory Copy

BIOS Halt Functions

BIOS Reset Functions

BIOS Misc Functions

BIOS Multi Boot (Single Game Pak)

BIOS Sound Functions

BIOS SHA1 Functions (DSi only)

BIOS RSA Functions (DSi only)

RAM Usage, BIOS Dumps

BIOS RAM Usage

BIOS Dumping

How BIOS Processes SWIs

SWIs can be called from both within THUMB and ARM mode. In ARM mode, only the upper 8bit of the 24bit comment field are interpreted. Each time when calling a BIOS function 4 words (SPSR, R11, R12, R14) are saved on Supervisor stack (_svc). Once it has saved that data, the SWI handler switches into System mode, so that all further stack operations are using user stack.

In some cases the BIOS may allow interrupts to be executed from inside of the SWI procedure. If so, and if the interrupt handler calls further SWIs, then care should be taken that the Supervisor Stack does not overflow.

BIOS Function Summary

```
GBA
     NDS7 NDS9 DSi7 DSi9 Basic Functions
00h
     00h
         00h
                         SoftReset
01h
                         RegisterRamReset
                   06h Halt
02h
    06h
          06h
              06h
    07h
               07h
                         Stop/Sleep
03h
                        IntrWait
04h
     04h
         04h
              04h
                   04h
                                        ;DSi7/DSi9: both bugged?
05h
     05h
          05h
              05h
                   05h
                        VBlankIntrWait ;DSi7/DSi9: both bugged?
     09h
              09h
          09h
                   09h
                        Div
06h
07h
                         DivArm
    0Dh
08h
         0Dh
              0Dh
                   0Dh
                        Sart
09h
                         ArcTan
0Ah
                         ArcTan2
0Bh
    0Bh
          0Bh
              0Bh
                    0Bh
                        CpuSet
0Ch
     0Ch
         0Ch
              0Ch
                        CpuFastSet
                    0Ch
0Dh
                         GetBiosChecksum
                         BaAffineSet
0Fh
0Fh
                         ObiAffineSet
    NDS7 NDS9 DSi7 DSi9 Decompression Functions
10h
    10h
         10h
              10h
                   10h
                        BitUnPack
    11h 11h 11h LZ77UnCompReadNormalWrite8bit
                                                         :"Wram"
                        LZ77UnCompReadNormalWrite16bit ; "Vram"
12h
                   01h LZ77UnCompReadByCallbackWrite8bit
               01h
              02h
                        LZ77UnCompReadByCallbackWrite16bit
                   02h
     12h 12h
                   19h LZ77UnCompReadByCallbackWrite16bit (same as above)
               19h
                        HuffUnCompReadNormal
13h
                        HuffUnCompReadByCallback
     13h 13h
              13h 13h
                        RLUnCompReadNormalWrite8bit
                                                         ;"Wram"
14h
    14h
         14h
              14h
                   14h
                                                         ;"Vram"
15h
                         RLUnCompReadNormalWrite16bit
     15h
                        RLUnCompReadByCallbackWrite16bit
         15h
              15h
                   15h
                                                         ;"Wram"
16h
          16h
                        Diff8bitUnFilterWrite8bit
17h
                         Diff8bitUnFilterWrite16bit
                                                         :"Vram"
```

```
18h
          18h
                    18h
                         Diff16bitUnFilter
GBA
    NDS7 NDS9 DSi7 DSi9 Sound (and Multiboot/HardReset/CustomHalt)
19h
    08h
               08h
                         SoundBias
1Ah
                         SoundDriverInit
1Bh -
                         SoundDriverMode
1Ch -
                         SoundDriverMain
1Dh
                         SoundDriverVSync
1Eh
                         SoundChannelClear
1Fh
                         MidiKev2Frea
20h -
                         SoundWhatever0
21h -
                         SoundWhatever1
22h -
                         SoundWhatever2
23h -
                         SoundWhatever3
24h
                         SoundWhatever4
25h
                         MultiBoot
26h
                         HardReset
27h 1Fh
               1Fh
                         CustomHalt
28h
                         SoundDriverVSyncOff
29h
                         SoundDriverVSyncOn
                         SoundGetJumpList
2Ah
    NDS7 NDS9 DSi7 DSi9 New NDS Functions
GBA
                         WaitByLoop
     03h
          03h
               03h
                    03h
     0Eh
          0Eh
               0Eh 0Eh
                         GetCRC16
     0Fh
         0Fh
                         IsDebugger
     1Ah
               1Ah -
                         GetSineTable
                         GetPitchTable (DSi7: bugged)
     1Bh
               1Bh
         _
     1Ch
               1Ch
                         GetVolumeTable
                   -
                         GetBootProcs (DSi7: only 1 proc)
     1Dh
         -
               1Dh
          1Fh
                    1Fh CustomPost
     NDS7 NDS9 DSi7 DSi9 New DSi Functions (RSA/SHA1)
               20h
                    20h
                         RSA Init crypto heap
                         RSA Decrypt
               21h
                    21h
               22h
                    22h
                         RSA Decrypt Unpad
                         RSA Decrypt Unpad OpenPGP SHA1
               23h
                    23h
                         SHA1 Init
               24h
                    24h
               25h
                    25h
                        SHA1 Update
                         SHA1 Finish
               26h
                    26h
                         SHA1 Init update fin
               27h
                    27h
               28h
                    28h
                         SHA1 Compare 20 bytes
                         SHA1 Random maybe
               29h
                    29h
    NDS7 NDS9 DSi7 DSi9 Invalid Functions
2Bh+ 20h+ 20h+ -
                         Crash (SWI xxh..FFh do jump to garbage addresses)
                                     (on any SWI numbers not listed above)
                         Jump to 0
     xxh xxh
                         No function (ignored)
               12h
                    12h
               2Bh
                    2Bh
                         No function (ignored)
```

- - 40h+ 40h+ Mirror (SWI 40h..FFh mirror to 00h..3Fh) - - xxh xxh Hang (on any SWI numbers not listed above)

Invalid NDS functions: NDS7 SWI 01h, 02h, 0Ah, 16h-19h, 1Eh, and NDS9 SWI 01h, 02h, 07h, 08h, 0Ah, 17h, 19h-1Eh will jump to zero (ie. to the NDS7 reset vector, or to NDS9 unused (usually PU-locked ITCM) memory, which will be both redirected to the debug handler, if any).

Invalid DSi functions: DSi9 SWI 00h, 07h-08h, 0Ah, 0Fh, 17h, 1Ah-1Eh, 2Ah, 2Ch-3Fh do hang in endless loop.

BIOS Differences between GBA and NDS functions

Differences between GBA and NDS BIOS functions

- SoftReset uses different addresses
- SWI numbers for Halt, Stop/Sleep, Div, Sqrt have changed
- Halt destroys r0 on NDS9, IntrWait bugged on NDS9
- CpuFastSet allows 4-byte blocks (nice), but...
- CpuFastSet works very SLOW because of a programming bug (uncool)
- Some of the decompression functions are now using callbacks
- SoundBias uses new delay parameter

And, a number of GBA functions have been removed, and some new NDS functions have been added, see:

BIOS Function Summary

BIOS Arithmetic Functions

Div

DivArm

Sqrt

ArcTan

ArcTan2

SWI 06h (GBA) or SWI 09h (NDS7/NDS9/DSi7/DSi9) - Div

Signed Division, r0/r1.

r0 signed 32bit Number

rl signed 32bit Denom

Return:

r0 Number DIV Denom ;signed

rl Number MOD Denom ;signed

r3 ABS (Number DIV Denom) ;unsigned

For example, incoming -1234, 10 should return -123, -4, +123.

The function usually gets caught in an endless loop upon division by zero.

Note: The NDS9 and DSi9 additionally support hardware division, by math coprocessor, accessed via I/O Ports, however, the SWI function is a raw software division.

SWI 07h (GBA) - DivArm

Same as above (SWI 06h Div), but incoming parameters are exchanged, r1/r0 (r0=Denom, r1=number). For compatibility with ARM's library. Slightly slower (3 clock cycles) than SWI 06h.

SWI 08h (GBA) or SWI 0Dh (NDS7/NDS9/DSi7/DSi9) - Sqrt

Calculate square root.

r0 unsigned 32bit number

Return:

r0 unsigned 16bit number

The result is an integer value, so Sqrt(2) would return 1, to avoid this inaccuracy, shift left incoming number by 2*N as much as possible (the result is then shifted left by 1*N). Ie. Sqrt(2 shl 30) would return 1.41421 shl 15.

Note: The NDS9 and DSi9 additionally support hardware square root calculation, by math coprocessor, accessed via I/O Ports, however, the SWI function is a raw software calculation.

SWI 09h (GBA) - ArcTan

Calculates the arc tangent.

rO Tan, 16bit (1bit sign, 1bit integral part, 14bit decimal part)

Return:

r0 "-PI/2<THETA/<PI/2" in a range of C000h-4000h.

Note: there is a problem in accuracy with "THETA<-PI/4, PI/4<THETA".

SWI 0Ah (GBA) - ArcTan2

Calculates the arc tangent after correction processing.

Use this in normal situations.

rO X, 16bit (1bit sign, 1bit integral part, 14bit decimal part)

Y, 16bit (1bit sign, 1bit integral part, 14bit decimal part)

Return:

r0 0000h-FFFFh for 0<=THETA<2PI.

BIOS Rotation/Scaling Functions

BgAffineSet

SWI 0Eh (GBA) - BgAffineSet

```
Used to calculate BG Rotation/Scaling parameters.
      Pointer to Source Data Field with entries as follows:
       s32 Original data's center X coordinate (8bit fractional portion)
        s32 Original data's center Y coordinate (8bit fractional portion)
        s16 Display's center X coordinate
        s16 Display's center Y coordinate
        s16 Scaling ratio in X direction (8bit fractional portion)
        s16 Scaling ratio in Y direction (8bit fractional portion)
       ul6 Angle of rotation (8bit fractional portion) Effective Range 0-FFFF
      Pointer to Destination Data Field with entries as follows:
        s16 Difference in X coordinate along same line
        s16 Difference in X coordinate along next line
        s16 Difference in Y coordinate along same line
        s16 Difference in Y coordinate along next line
        s32 Start X coordinate
        s32 Start Y coordinate
      Number of Calculations
Return: No return value, Data written to destination address.
```

SWI 0Fh (GBA) - ObjAffineSet

Calculates and sets the OBJ's affine parameters from the scaling ratio and angle of rotation.

The affine parameters are calculated from the parameters set in Srcp.

The four affine parameters are set every Offset bytes, starting from the Destp address.

If the Offset value is 2, the parameters are stored contiguously. If the value is 8, they match the structure of OAM.

When Srcp is arrayed, the calculation can be performed continuously by specifying Num.

```
r0 Source Address, pointing to data structure as such:
    s16 Scaling ratio in X direction (8bit fractional portion)
    s16 Scaling ratio in Y direction (8bit fractional portion)
    u16 Angle of rotation (8bit fractional portion) Effective Range 0-FFF
r1 Destination Address, pointing to data structure as such:
    s16 Difference in X coordinate along same line
    s16 Difference in X coordinate along next line
    s16 Difference in Y coordinate along same line
    s16 Difference in Y coordinate along next line
    r2 Number of calculations
    r3 Offset in bytes for parameter addresses (2=continuous, 8=0AM)
Return: No return value. Data written to destination address.
```

For both Bg- and ObjAffineSet, Rotation angles are specified as 0-FFFFh (covering a range of 360 degrees), however, the GBA BIOS recurses only the upper

8bit; the lower 8bit may contain a fractional portion, but it is ignored by the BIOS.

BIOS Decompression Functions

BitUnPack Diff8bitUnFilter HuffUnComp LZ77UnComp RLUnComp

Decompression Read/Write Variants

ReadNormal: Fast (src must be memory mapped)

ReadByCallback: Slow (src can be non-memory, eg. serial Firmware SPI bus)

Write8bitUnits: Fast (dest must support 8bit writes, eg. not VRAM) Write16bitUnits: Slow (dest must be halfword-aligned) (for VRAM)

BitUnPack - SWI 10h (GBA/NDS7/NDS9/DSi7/DSi9)

Used to increase the color depth of bitmaps or tile data. For example, to convert a 1bit monochrome font into 4bit or 8bit GBA tiles. The Unpack Info is specified separately, allowing to convert the same source data into different formats.

```
rO Source Address (no alignment required)
```

rl Destination Address (must be 32bit-word aligned)

r2 Pointer to UnPack information:

16bit Length of Source Data in bytes (0-FFFFh)

8bit Width of Source Units in bits (only 1,2,4,8 supported)

8bit Width of Destination Units in bits (only 1,2,4,8,16,32 supported)

32bit Data Offset (Bit 0-30), and Zero Data Flag (Bit 31)

The Data Offset is always added to all non-zero source units.

If the Zero Data Flag was set, it is also added to zero units.

Data is written in 32bit units, Destination can be Wram or Vram. The size of unpacked data must be a multiple of 4 bytes. The width of source units (plus the offset) should not exceed the destination width.

Return: No return value, Data written to destination address.

Diff8bitUnFilterWrite8bit (Wram) - SWI 16h (GBA/NDS9/DSi9)

Diff8bitUnFilterWrite16bit (Vram) - SWI 17h (GBA)

Diff16bitUnFilter - SWI 18h (GBA/NDS9/DSi9)

These aren't actually real decompression functions, destination data will have exactly the same size as source data. However, assume a bitmap or wave form to contain a stream of increasing numbers such like 10..19, the filtered/unfiltered data would be:

```
unfiltered: 10 11 12 13 14 15 16 17 18 19
```

```
filtered:
                10 +1 +1 +1 +1 +1 +1 +1 +1
In this case using filtered data (combined with actual compression algorithms) will obviously produce better compression results.
Data units may be either 8bit or 16bit used with Diff8bit or Diff16bit functions respectively.
  rO Source address (must be aligned by 4) pointing to data as follows:
       Data Header (32bit)
         Bit 0-3 Data size (must be 1 for Diff8bit, 2 for Diff16bit)
         Bit 4-7 Type (must be 8 for DiffFiltered)
         Bit 8-31 24bit size after decompression
       Data Units (each 8bit or 16bit depending on used SWI function)
                         ;original data
         Data0
                         :difference data
         Data1-Data0
         Data2-Data1
                        :...
         Data3-Data2
  rl Destination address
```

Return: No return value, Data written to destination address.

HuffUnCompReadNormal - SWI 13h (GBA) HuffUnCompReadByCallback - SWI 13h (NDS/DSi)

The decoder starts in root node, the separate bits in the bitstream specify if the next node is node0 or node1, if that node is a data node, then the data is stored in memory, and the decoder is reset to the root node. The most often used data should be as close to the root node as possible. For example, the 4-byte string "Huff" could be compressed to 6 bits: 10-11-0-0, with root.0 pointing directly to data "f", and root.1 pointing to a child node, whose nodes point to data "H" and data "u".

Data is written in units of 32bits, if the size of the compressed data is not a multiple of 4, please adjust it as much as possible by padding with 0. Align the source address to a 4Byte boundary.

```
rO Source Address, aligned by 4, pointing to:
    Data Header (32bit)
       Bit0-3 Data size in bit units (normally 4 or 8)
       Bit4-7 Compressed type (must be 2 for Huffman)
       Bit8-31 24bit size of decompressed data in bytes
    Tree Size (8bit)
       Bit0-7 Size of Tree Table/2-1 (ie. Offset to Compressed Bitstream)
    Tree Table (list of 8bit nodes, starting with the root node)
     Root Node and Non-Data-Child Nodes are:
       Bit0-5 Offset to next child node,
               Next child node0 is at (CurrentAddr AND NOT 1)+0ffset*2+2
               Next child nodel is at (CurrentAddr AND NOT 1)+Offset*2+2+1
               Nodel End Flag (1=Next child node is data)
       Bit6
               NodeO End Flag (1=Next child node is data)
       Bit7
     Data nodes are (when End Flag was set in parent node):
       Bit0-7 Data (upper bits should be zero if Data Size is less than 8)
    Compressed Bitstream (stored in units of 32bits)
```

```
Bit0-31 Node Bits (Bit31=First Bit) (0=Node0, 1=Node1)
r1 Destination Address
r2 Callback temp buffer ;\for NDS/DSi "ReadByCallback" variants only
r3 Callback structure ;/(see Callback notes below)
Return: No return value, Data written to destination address.
```

LZ77UnCompReadNormalWrite8bit (Wram) - SWI 11h (GBA/NDS7/NDS9/DSi7/DSi9)

LZ77UnCompReadNormalWrite16bit (Vram) - SWI 12h (GBA)

LZ77UnCompReadByCallbackWrite8bit - SWI 01h (DSi7/DSi9)

LZ77UnCompReadByCallbackWrite16bit - SWI 12h (NDS), SWI 02h or 19h (DSi)

Expands LZ77-compressed data. The Wram function is faster, and writes in units of 8bits. For the Vram function the destination must be halfword aligned, data is written in units of 16bits.

CAUTION: Writing 16bit units to [dest-1] instead of 8bit units to [dest] means that reading from [dest-1] won't work, ie. the "Vram" function works only with disp=001h..FFFh, but not with disp=000h.

If the size of the compressed data is not a multiple of 4, please adjust it as much as possible by padding with 0. Align the source address to a 4-Byte boundary.

```
rO Source address, pointing to data as such:
      Data header (32bit)
        Bit 0-3 Reserved
        Bit 4-7 Compressed type (must be 1 for LZ77)
        Bit 8-31 Size of decompressed data
      Repeat below. Each Flag Byte followed by eight Blocks.
      Flag data (8bit)
        Bit 0-7 Type Flags for next 8 Blocks, MSB first
      Block Type 0 - Uncompressed - Copy 1 Byte from Source to Dest
        Bit 0-7 One data byte to be copied to dest
      Block Type 1 - Compressed - Copy N+3 Bytes from Dest-Disp-1 to Dest
         Bit 0-3 Disp MSBs
        Bit 4-7 Number of bytes to copy (minus 3)
         Bit 8-15 Disp LSBs
 rl Destination address
 r2 Callback parameter
                               ;\for NDS/DSi "ReadByCallback" variants only
                               :/(see Callback notes below)
  r3 Callback structure
Return: No return value
```

RLUnCompReadNormalWrite8bit (Wram) - SWI 14h (GBA/NDS7/NDS9/DSi7/DSi9)

RLUnCompReadNormalWrite16bit (Vram) - SWI 15h (GBA)

RLUnCompReadByCallbackWrite16bit - SWI 15h (NDS7/NDS9/DSi7/DSi9)

Expands run-length compressed data. The Wram function is faster, and writes in units of 8bits. For the Vram function the destination must be halfword aligned, data is written in units of 16bits.

If the size of the compressed data is not a multiple of 4, please adjust it as much as possible by padding with 0. Align the source address to a 4Byte boundary. r0 Source Address, pointing to data as such:

```
Data header (32bit)
       Bit 0-3
                Reserved
       Bit 4-7 Compressed type (must be 3 for run-length)
       Bit 8-31 Size of decompressed data
    Repeat below. Each Flag Byte followed by one or more Data Bytes.
    Flag data (8bit)
                Expanded Data Length (uncompressed N-1, compressed N-3)
       Bit 0-6
       Bit 7
                Flag (0=uncompressed, 1=compressed)
    Data Byte(s) - N uncompressed bytes, or 1 byte repeated N times
rl Destination Address
r2 Callback parameter
                             ;\for NDS/DSi "ReadByCallback" variants only
r3 Callback structure
                             :/(see Callback notes below)
```

Return: No return value, Data written to destination address.

NDS/DSi Decompression Callbacks

On NDS and DSi, the "ReadByCallback" variants are reading source data from callback functions (rather than directly from memory). The callback functions may read normal data from memory, or from other devices, such like directly from the gamepak bus, without storing the source data in memory. The downside is that the callback mechanism makes the function very slow, furthermore, NDS7/NDS9 SWI 12h, 13h, 15h are using THUMB code, and variables on stack, alltogether that makes the whole shit very-very slow.

```
r2 = user defined callback parameter (passed on to Open function)
        (or, for Huffman: pointer to temp buffer, max 200h bytes needed)
  r3 = pointer to callback structure
Callback structure (five 32bit pointers to callback functions)
  Open and get 32bit (eg. LDR r0,[r0], get header)
  Close
                      (optional, 0=none)
                      (eq. LDRB r0,[r0])
  Get 8bit
  Get 16bit
                      (not used)
                      (used by Huffman only)
  Get 32bit
```

All functions may use ARM or THUMB code (indicated by address bit0). The current source address (r0) is passed to all callback functions. Additionally, the initial destination address (r1), and a user defined parameter (r2) are passed to the Open function. For Huffman r2 must point to a temp buffer (max 200h bytes needed, internally used by the SWI function to make a copy of the huffman tree; needed for random-access to the tree, which wouldn't work with the sequentially reading callbacks).

All functions have return values in r0. The Open function normally returns the first word (containing positive length and type), alternatively it may return a negative error code to abort/reject decompression. The Close function, if it is defined, should return zero (or any positive value), or a negative error code. The other functions return raw data, without errorcodes. The SWI returns the length of decompressed data, or the signed errorcode from the Open/Close functions.

BIOS Memory Copy

CpuFastSet

SWI 0Ch (GBA/NDS7/NDS9/DSi7/DSi9) - CpuFastSet

Memory copy/fill in units of 32 bytes. Memcopy is implemented as repeated LDMIA/STMIA [Rb]!,r2-r9 instructions. Memfill as single LDR followed by repeated STMIA [Rb]!,r2-r9.

After processing all 32-byte-blocks, the NDS/DSi additionally processes the remaining words as 4-byte blocks. BUG: The NDS/DSi uses the fast 32-byte-block processing only for the first N bytes (not for the first N words), so only the first quarter of the memory block is FAST, the remaining three quarters are SLOWLY copied word-by-word.

The length is specifed as wordcount, ie. the number of bytes divided by 4.

On the GBA, the length should be a multiple of 8 words (32 bytes) (otherwise the GBA is forcefully rounding-up the length). On NDS/DSi, the length may be any number of words (4 bytes).

```
r0 Source address (must be aligned by 4)
r1 Destination address (must be aligned by 4)
r2 Length/Mode
   Bit 0-20 Wordcount (GBA: rounded-up to multiple of 8 words)
   Bit 24 Fixed Source Address (0=Copy, 1=Fill by WORD[r0])
```

Return: No return value, Data written to destination address.

SWI 0Bh (GBA/NDS7/NDS9/DSi7/DSi9) - CpuSet

Memory copy/fill in units of 4 bytes or 2 bytes. Memopy is implemented as repeated LDMIA/STMIA [Rb]!,r3 or LDRH/STRH r3,[r0,r5] instructions. Memfill as single LDMIA or LDRH followed by repeated STMIA [Rb]!,r3 or STRH r3,[r0,r5].

The length must be a multiple of 4 bytes (32bit mode) or 2 bytes (16bit mode). The (half)wordcount in r2 must be length/4 (32bit mode) or length/2 (16bit mode), ie. length in word/halfword units rather than byte units.

```
r0 Source address (must be aligned by 4 for 32bit, by 2 for 16bit)
r1 Destination address (must be aligned by 4 for 32bit, by 2 for 16bit)
r2 Length/Mode
   Bit 0-20 Wordcount (for 32bit), or Halfwordcount (for 16bit)
   Bit 24 Fixed Source Address (0=Copy, 1=Fill by {HALF}WORD[r0])
   Bit 26 Datasize (0=16bit, 1=32bit)
```

Return: No return value, Data written to destination address.

Note: On GBA, NDS7 and DSi7, these two functions will silently reject to do anything if the source start or end addresses are reaching into the BIOS area. The NDS9 and DSi9 don't have such read-proctections.

BIOS Halt Functions

Halt IntrWait VBlankIntrWait Stop/Sleep CustomHalt

SWI 02h (GBA) or SWI 06h (NDS7/NDS9/DSi7/DSi9) - Halt

Halts the CPU until an interrupt request occurs. The CPU is switched into low-power mode, all other circuits (video, sound, timers, serial, keypad, system clock) are kept operating.

Halt mode is terminated when any enabled interrupts are requested, that is when (IE AND IF) is not zero, the GBA locks up if that condition doesn't get true. However, the state of CPUs IRQ disable bit in CPSR register, and the IME register are don't care, Halt passes through even if either one has disabled interrupts. On GBA and NDS7/DSi7, Halt is implemented by writing to HALTCNT, Port 4000301h. On NDS9/DSi9, Halt is implemented by writing to System Control Coprocessor (mov p15,0,c7,c0,4,r0 opcode), this opcode hangs if IME=0.

No parameters, no return value.

(GBA/NDS7/DSi7: all registers unchanged, NDS9/DSi9: R0 destroyed)

SWI 04h (GBA/NDS7/NDS9/DSi7/DSi9) - IntrWait ;DSi7/DSi9=bugged?

Continues to wait in Halt state until one (or more) of the specified interrupt(s) do occur. The function forcefully sets IME=1. When using multiple interrupts at the same time, this function is having less overhead than repeatedly calling the Halt function.

- rl Interrupt flag(s) to wait for (same format as IE/IF registers)
- r2 DSi7 only: Extra flags (same format as DSi7's IE2/IF2 registers)

Caution: When using IntrWait or VBlankIntrWait, the user interrupt handler MUST update the BIOS Interrupt Flags value in RAM; when acknowleding processed interrupt(s) by writing a value to the IF register, the same value should be also ORed to the BIOS Interrupt Flags value, at following memory location:

```
Host GBA (16bit) NDS7 (32bit) NDS9 (32bit) DSi7-IF2 (32bit) Address [3007FF8h] [380FFF8h] [DTCM+3FF8h] [380FFC0h]
```

NDS9: BUG: No Discard (r0=0) doesn't work. The function always waits for at least one IRQ to occur (no matter which, including IRQs that are not selected in r1), even if the desired flag was already set. NB. the same bug is also found in the GBA/NDS7 functions, but it's compensated by a second bug, ie. the GBA/NDS7 functions are working okay because their "bug doesn't work".

Return: No return value, the selected flag(s) are automatically reset in BIOS Interrupt Flags value in RAM upon return.

DSi9: BUG: The function tries to enter Halt state via Port 4000301h (which would be okay on ARM7, but it's probably ignored on ARM9, which should normally use CP15 to enter Halt state; if Port 4000301h is really ignored, then the function will "successfully" wait for interrupts, but without actually entering any kind of low power mode).

DSi7: BUG: The function tries to wait for IF and IF2 interrupts, but it does accidently ignore the old IF interrupts, and works only with new IF2 ones.

SWI 05h (GBA/NDS7/NDS9/DSi7/DSi9) - VBlankIntrWait; DSi7/DSi9=bugged?

Continues to wait in Halt status until a new V-Blank interrupt occurs.

The function sets r0=1 and r1=1 (plus r2=0 on DSi7) and does then execute IntrWait (SWI 04h), see IntrWait for details.

No parameters, no return value.

SWI 03h (GBA) - Stop

Switches the GBA into very low power mode (to be used similar as a screen-saver). The CPU, System Clock, Sound, Video, SIO-Shift Clock, DMAs, and Timers are stopped.

Stop state can be terminated by the following interrupts only (as far as enabled in IE register): Joypad, Game Pak, or General-Purpose-SIO.

"The system clock is stopped so the IF flag is not set."

Preparation for Stop:

Disable Video before implementing Stop (otherwise Video just freezes, but still keeps consuming battery power). Possibly required to disable Sound also? Obviously, it'd be also recommended to disable any external hardware (such like Rumble or Infra-Red) as far as possible.

No parameters, no return value.

SWI 07h (NDS7/DSi7) - Sleep

No info, probably similar as GBA SWI 03h (Stop). Sleep is implemented for ARM7 only, not for ARM9. But maybe the ARM7 function does stop

Stop

ARM7 and ARM9 (?)

SWI 27h (GBA) or SWI 1Fh (NDS7/DSi7) - CustomHalt (Undocumented)

Writes the 8bit parameter value to HALTCNT, below values are equivalent to Halt and Stop/Sleep functions, other values reserved, purpose unknown. r2 8bit parameter (GBA: 00h=Halt, 80h=Stop) (NDS7/DSi7: 80h=Halt, C0h=Sleep)
No return value.

BIOS Reset Functions

SoftReset RegisterRamReset HardReset

SWI 00h (GBA/NDS7/NDS9) - SoftReset

Clears 200h bytes of RAM (containing stacks, and BIOS IRQ vector/flags), initializes system, supervisor, and irq stack pointers, sets R0-R12, LR_svc, SPSR svc, LR irq, and SPSR irq to zero, and enters system mode.

Note that the NDS9 stack registers are hardcoded (the DTCM base should be set to the default setting of 0800000h). The NDS9 function additionally flushes caches and write buffer, and sets the CP15 control register to 12078h.

Host	sp svc	sp irq	sp sys	zerofilled area	return address
GBA	3007FE0h	3007FA0h	3007F00h	[3007E00h3007FFFh]	Flag[3007FFAh]
NDS7	380FFDCh	380FFB0h	380FF00h	[380FE00h380FFFFh]	Addr[27FFE34h]
NDS9	0803FC0h	0803FA0h	0803EC0h	[DTCM+3E00h3FFFh]	Addr[27FFE24h]

The NDS7/NDS9 return addresses at [27FFE34h/27FFE24h] are usually containing copies of Cartridge Header [034h/024h] entry points, which may select ARM/THUMB state via bit0. The GBA return address 8bit flag is interpreted as 00h=8000000h (ROM), or 01h-FFh=2000000h (RAM), entered in ARM state. Note: The reset is applied only to the CPU that has executed the SWI (ie. on the NDS, the other CPU will remain unaffected).

Return: Does not return to calling procedure, instead, loads the above return address into R14, and then jumps to that address by a "BX R14" opcode.

SWI 01h (GBA) - RegisterRamReset

Resets the I/O registers and RAM specified in ResetFlags. However, it does not clear the CPU internal RAM area from 3007E00h-3007FFFh.

```
r0 ResetFlags
Bit Expl.
0 Clear 256K on-board WRAM ;-don't use when returning to WRAM
1 Clear 32K on-chip WRAM ;-excluding last 200h bytes
2 Clear Palette
3 Clear VRAM
4 Clear OAM ;-zerofilled! does NOT disable OBJs!
5 Reset SIO registers ;-switches to general purpose mode!
```

6 Reset Sound registers

7 Reset all other registers (except SIO, Sound)

Return: No return value.

Bug: LSBs of SIODATA32 are always destroyed, even if Bit5 of R0 was cleared.

The function always switches the screen into forced blank by setting DISPCNT=0080h (regardless of incoming R0, screen becomes white).

SWI 26h (GBA) - HardReset (Undocumented)

This function reboots the GBA (including for getting through the time-consuming nintendo intro, which is making the function particularly useless and annoying).

Parameters: None. Return: Never/Reboot. Execution Time: About 2 seconds (!)

BIOS Misc Functions

GetBiosChecksum

WaitByLoop

GetCRC16

IsDebugger

GetSineTable

GetPitchTable

GetVolumeTable

CustomPost

SWI 0Dh (GBA) - GetBiosChecksum (Undocumented)

Calculates the checksum of the BIOS ROM (by reading in 32bit units, and adding up these values). IRQ and FIQ are disabled during execution. The checksum is BAAE187Fh (GBA and GBA SP), or BAAE1880h (DS in GBA mode, whereas the only difference is that the byte at [3F0Ch] is changed from 00h to 01h, otherwise the BIOS is 1:1 same as GBA BIOS, it does even include multiboot code).

Parameters: None. Return: r0=Checksum.

SWI 03h (NDS7/NDS9/DSi7/DSi9) - WaitByLoop

Performs a "LOP: SUB R0,1 / BGT LOP" wait loop, the loop is executed in BIOS memory, which provides reliable timings (regardless of the memory waitstates & cache state of the calling procedure). Intended only for short delays (eg. flash memory programming cycles).

r0 Delay value (should be in range 1..7FFFFFFFh)

Execution time varies for ARM7 vs ARM9. On ARM9 it does also depend on whether ROM is cached, and on DSi it does further depended on the ARM9 CPU clock, and on whether using NDS or DSi BIOS ROM (NDS uses faster THUMB code, whilst DSi uses ARM code, which is slow on uncached ARM9 ROM reads). For example, to get a 1 millisecond delay, use following values:

```
CPU Clock
                Cache
                       BIOS
                                Value for 1ms
 ARM7 33.51MHz none
                        NDS/DSi r0=20BAh
                                            ;=20BAh ;-ARM7
                       NDS/DSi r0=20BAh*2 ;=4174h ;\ARM9 with cache
 ARM9 67.03MHz on
                                r0=20BAh*4 ;=82E8h ;/
 ARM9 134.06MHz on
                        DSi
 ARM9 67.03MHz off
                        NDS
                                r0=20BAh/2 ;=105Dh ;\
 ARM9 67.03MHz off
                        DSi
                                r0=20BAh/4 ;=082Eh ; ARM9 without cache
 ARM9 134.06MHz off
                                r0=20BAh/3 ;=0AE8h ;/
                        DSi
Return: No return value.
```

SWI 0Eh (NDS7/NDS9/DSi7/DSi9) - GetCRC16

```
r0 Initial CRC value (16bit, usually FFFFh)
r1 Start Address (must be aligned by 2)
r2 Length in bytes (must be aligned by 2)
CRC16 checksums can be calculated as such:
val[0..7] = C0C1h,C181h,C301h,C601h,CC01h,D801h,F001h,A001h
for i=start to end
    crc=crc xor byte[i]
    for j=0 to 7
        crc=crc shr 1:if carry then crc=crc xor (val[j] shl (7-j))
    next j
    next i
Return:
```

r0 Calculated 16bit CRC Value

Additionally, if the length is nonzero, r3 contains the last processed halfword at [addr+len-2]. Unlike most other NDS7/DSi7 SWI functions (which do reject reading from BIOS memory), this allows to dump the NDS7/DSi7 BIOS (except for the memory region that is locked via BIOSPROT Port 4000308h).

SWI 0Fh (NDS7/NDS9) - IsDebugger

Detects if 4MB (normal) or 8MB (debug version) Main RAM installed.

Caution: Fails on ARM9 when cache is enabled (always returns 8MB state).

Return: r0 = result (0=normal console 4MB, 1=debug version 8MB)

Destroys halfword at [27FFFFAh] (NDS7) or [27FFFF8h] (NDS9)!

The SWI 0Fh function doesn't work stable if it gets interrupted by an interrupt which is calling SWI 0Fh, which would destroy the above halfword scratch value (unless the IRQ handler has saved/restored the halfword).

SWI 1Ah (NDS7/DSi7) - GetSineTable

r0 Index (0..3Fh) (must be in that range, otherwise returns garbage)

Return: r0 = Desired Entry (0000h..7FF5h);SIN(0 .. 88.6 degrees)*8000h

SWI 1Bh (NDS7/DSi7) - GetPitchTable (DSi7: bugged)

r0 Index (0..2FFh) (must be in that range, otherwise returns garbage)

BUG: DSi7 accidently reads from SineTable instead of PitchTable, as workaround for obtaining PitchTable values, one can set "r0=(0..2FFh)-46Ah" on DSi.

Return: r0 = Desired Entry (0000h..FF8Ah) (unsigned)

SWI 1Ch (NDS7/DSi7) - GetVolumeTable

r0 Index (0..2D3h) (must be in that range, otherwise returns garbage)

Return: r0 = Desired Entry (00h..7Fh) (unsigned)

SWI 1Fh (NDS9/DSi9) - CustomPost

Writes to the POSTFLG register, probably for use by Firmware boot procedure.

r0 32bit value, to be written to POSTFLG, Port 4000300h

Return: No return value.

SWI 1Dh (NDS7/DSi7) - GetBootProcs

Returns addresses of Gamecart boot procedure/interrupt handler, probably for use by Firmware boot procedure. Most of the returned NDS7 functions won't work if the POSTFLG register is set.

The return values are somewhat XORed by each other (on DSi7 most of the values are zero; which does rather negate the XORing effect, and, as a special gimmick, one of the zero values is XORed by incoming r2).

BIOS Multi Boot (Single Game Pak)

MultiBoot

SWI 25h (GBA) - MultiBoot

This function uploads & starts program code to slave GBAs, allowing to launch programs on slave units even if no cartridge is inserted into the slaves (this works because all GBA BIOSes contain built-in download procedures in ROM).

However, the SWI 25h BIOS upload function covers only 45% of the required Transmission Protocol, the other 55% must be coded in the master cartridge (see Transmission Protocol below).

```
r0 Pointer to MultiBootParam structure
r1 Transfer Mode (undocumented)
    0=256KHz, 32bit, Normal mode (fast and stable)
    1=115KHz, 16bit, MultiPlay mode (default, slow, up to three slaves)
    2=2MHz, 32bit, Normal mode (fastest but maybe unstable)
Note: HLL-programmers that are using the MultiBoot(param_ptr) macro cannot specify the transfer mode and will be forcefully using MultiPlay mode.
Return:
    r0 0=okay, 1=failed
See below for more details.
```

Multiboot Parameter Structure

Size of parameter structure should be 4Ch bytes (the current GBA BIOS uses only first 44h bytes though). The following entries must be set before calling SWI 25h:

```
Addr Size Name/Expl.

14h 1 handshake_data (entry used for normal mode only)

19h 3 client_data[1,2,3]

1Ch 1 palette_data

1Eh 1 client_bit (Bit 1-3 set if child 1-3 detected)

20h 4 boot_srcp (typically 8000000h+0C0h)

24h 4 boot_endp (typically 8000000h+0C0h+length)
```

The transfer length (excluding header data) should be a multiple of 10h, minimum length 100h, max 3FF40h (ca. 256KBytes). Set palette_data as "81h+color*10h+direction*8+speed*2", or as "0f1h+color*2" for fixed palette, whereas color=0..6, speed=0..3, direction=0..1. The other entries (handshake_data, client_data[1-3], and client_bit) must be same as specified in Transmission Protocol (see below hh,cc,y).

Multiboot Transfer Protocol

Below describes the complete transfer protocol, normally only the Initiation part must be programmed in the master cartridge, the main data transfer can be then performed by calling SWI 25h, the slave program is started after SWI 25h completion.

The ending handshake is normally not required, when using it, note that you will need custom code in BOTH master and slave programs.

Т	imes	Send	Receive	Expl.
-				-Required Transfer Initiation in master program
		6200	FFFF	Slave not in multiplay/normal mode yet
1		6200	0000	Slave entered correct mode now
1	5	6200	720x	Repeat 15 times, if failed: delay 1/16s and restart
1		610y	720x	Recognition okay, exchange master/slave info

```
60h
                NN0x
                         Transfer COh bytes header data in units of 16bits
         XXXX
 1
         6200
                000x
                         Transfer of header data completed
         620v
                720x
                         Exchange master/slave info again
 1
                720x
                         Wait until all slaves reply 73cc instead 720x
         63pp
                73cc
                         Send palette data and receive client data[1-3]
 1
         63pp
 1
         64hh
                73uu
                         Send handshake data for final transfer completion
                         -Below is SWI 2\overline{5}h MultiBoot handler in BIOS
 DELAY -
                         Wait 1/16 seconds at master side
                         Send length information and receive random data[1-3]
 1
         1111
                73rr
                         Transfer main data block in units of 16 or 32 bits
 \mathsf{LFN}
                nnnn
         VVVV
                         Transfer of main data block completed, request CRC
 1
         0065
                nnnn
                0074
                         Wait until all slaves reply 0075 instead 0074
         0065
  . . .
         0065
                0075
                         All slaves ready for CRC transfer
 1
 1
         0066
                0075
                         Signalize that transfer of CRC follows
                         Exchange CRC must be same for master and slaves
 1
         ZZZZ
                ZZZZ
                         -Optional Handshake (NOT part of master/slave BIOS)
                         Exchange whatever custom data
Legend for above Protocol
        client bit, bit(s) 1-3 set if slave(s) 1-3 detected
 У
        bit 1,\overline{2}, or 3 set if slave 1,2, or 3
 Х
 xxxx header data, transferred in 16bit (!) units (even in 32bit normal mode)
        response value for header transfer, decreasing 60h..01h
 nn
 pp
        palette data
       random client data[1..3] from slave 1-3, FFh if slave not exists
 CC
        handshake data, 11h+client data[1]+client data[2]+client data[3]
 hh
        random data, not used, ignore this value
Below automatically calculated by SWI 25h BIOS function (don't care about)
 llll download length/4-34h
 rr
        random data from each slave for encryption, FFh if slave not exists
 yyyy encoded data in 16bit (multiplay) or 32bit (normal mode) units
 nnnn response value, lower 16bit of destadr in GBA memory (00C0h and up)
 zzzz 16bit download CRC value, must be same for master and slaves
Pseudo Code for SWI 25h Transfer with Checksum and Encryption calculations
 if normal mode
                    then c=C387h:x=C37Bh:k=43202F2Fh
 if multiplay mode then c=FFF8h:x=A517h:k=6465646Fh
 m=dword(pp,cc,cc,cc):f=dword(hh,rr,rr,rr)
 for ptr=000000C0h to (file size-4) step 4
   c=c xor data[ptr]:for i=1 to 32:c=c shr 1:if carry then c=c xor x:next
   m = (6F646573h*m)+1
   send 32 or 2x16 (data[ptr] xor (-2000000h-ptr) xor m xor k)
 next
 c=c xor f:for i=1 to 32:c=c shr 1:if carry then c=c xor x:next
 wait all units ready for checksum:send 32 or 1x16 (c)
```

Whereas, explained: c=chksum,x=chkxor,f=chkfin,k=keyxor,m=keymul

Multiboot Communication

In Multiplay mode, master sends 16bit data, and receives 16bit data from each slave (or FFFFh if none). In Normal mode, master sends 32bit data (upper 16bit zero, lower 16bit as for multiplay mode), and receives 32bit data (upper 16bit as for multiplay mode, and lower 16bit same as lower 16bit previously sent by master). Because SIODATA32 occupies same addresses as SIOMULTI0-1, the same transfer code can be used for both multiplay and normal mode (in normal mode SIOMULTI2-3 should be forced to FFFFh though). After each transfer, master should wait for Start bit cleared in SIOCNT register, followed by a 36us delay.

Note: The multiboot slave would also recognize data being sent in Joybus mode, however, master GBAs cannot use joybus mode (because GBA hardware cannot act as master in joybus mode).

Multiboot Slave Header

The transferred Header block is written to 2000000-20000BFh in slave RAM, the header must contain valid data (identically as for normal ROM-cartridge headers, including a copy of the Nintendo logo, correct header CRC, etc.), in most cases it'd be recommended just to transfer a copy of the master cartridges header from 8000000h-80000BFh.

Multiboot Slave Program/Data

The transferred main program/data block is written to 20000C0h and up (max 203FFFFh) in slave RAM, note that absolute addresses in the program must be then originated at 2000000h rather than 8000000h. In case that the master cartridge is 256K or less, it could just transfer a copy of the whole cartridge at 80000C0h and up, the master should then copy & execute its own ROM data into RAM as well.

Multiboot Slave Extended Header

For Multiboot slaves, separate Entry Point(s) must be defined at the beginning of the Program/Data block (the Entry Point in the normal header is ignored), also some reserved bytes in this section are overwritten by the Multiboot procedure. For more information see chapter about Cartridge Header.

Multiboot Slave with Cartridge

Beside for slaves without cartridge, multiboot can be also used for slaves which do have a cartridge inserted, if so, SELECT and START must be kept held down during power-on in order to switch the slave GBA into Multiboot mode (ie. to prevent it from starting the cartridge as normally). The general idea is to enable newer programs to link to any existing older GBA programs, even if these older programs originally didn't have been intended to support linking.

The uploaded program may access the slaves SRAM, Flash ROM, or EEPROM (if any, allowing to read out or modify slave game positions), as well as cartridge ROM at 80000A0h-8000FFFh (the first 4KBytes, excluding the nintendo logo, allowing to read out the cartridge name from the header, for example). The main part of the cartridge ROM is meant to be locked out in order to prevent software pirates from uploading "intruder" programs which would send back a copy of the whole cartridge to the master, however, for good or evil, at present time, current GBA models and GBA carts do not seem to contain any such protection.

Uploading Programs from PC

Beside for the ability to upload a program from one GBA to another, this feature can be also used to upload small programs from a PC to a GBA. For more information see chapter about External Connectors.

Nintendo DS

The GBA multiboot function requires a link port, and so, works on GBA and GBA SP only. The Nintendo DS in GBA mode does include the multiboot BIOS function, but it won't be of any use as the DS doesn't have a link port.

BIOS Sound Functions

MidiKey2Freq

SoundBias

SoundChannelClear

SoundDriverInit

SoundDriverMain

SoundDriverMode

SoundDriverVSync

SoundDriverVSyncOff

SoundDriverVSyncOn

SoundWhatever0..4

SoundGetJumpList

SWI 1Fh (GBA) - MidiKey2Freq

Calculates the value of the assignment to ((SoundArea)sa).vchn[x].fr when playing the wave data, wa, with the interval (MIDI KEY) mk and the fine adjustment value (halftones=256) fp.

r0 WaveData* wa

r1 u8 mk

r2 u8 fp

Return:

This function is particularly popular because it allows to read from BIOS memory without copy protection range checks. The formula to read one byte (a) from address (i, 0..3FFF) is:

a = (MidiKey2Freq(i-(((i AND 3)+1)OR 3), 168, 0) * 2) SHR 24

SWI 19h (GBA) or SWI 08h (NDS7/DSi7) - SoundBias

Increments or decrements the current level of the SOUNDBIAS register (with short delays) until reaching the desired new level. The upper bits of the register are kept unchanged.

r0 BIAS level (0=Level 000h, any other value=Level 200h)

Delay Count (NDS/DSi only) (GBA uses a fixed delay count of 8) Return: No return value.

SWI 1Eh (GBA) - SoundChannelClear

Clears all direct sound channels and stops the sound.

This function may not operate properly when the library which expands the sound driver feature is combined afterwards. In this case, do not use it. No parameters, no return value.

SWI 1Ah (GBA) - SoundDriverInit

Initializes the sound driver. Call this only once when the game starts up.

It is essential that the work area already be secured at the time this function is called.

You cannot execute this driver multiple times, even if separate work areas have been prepared

Ca	annot execu	ite this driver	multiple times, even if separate work areas have been prepared.
	Pointer	to work are	a for sound driver, SoundArea structure as follows:
	SoundAr	ea (sa) Str	ucture
	u32	ident	Flag the system checks to see whether the
			work area has been initialized and whether it
			is currently being accessed.
	vu8	DmaCount	User access prohibited
	u8	reverb	Variable for applying reverb effects to direct sound
	u16	d1	User access prohibited
	void	(*func)()	User access prohibited
	int	intp	User access prohibited
	void*	NoUse	User access prohibited
	SndCh	vchn[MAX]	The structure array for controlling the direct
			sound channels (currently 8 channels are
			available). The term "channel" here does
			not refer to hardware channels, but rather to
			virtual constructs inside the sound driver.
	s8	pcmbuf[PCM	BF*2]
	SoundCh	annel Struc	ture
	u8	sf	The flag indicating the status of this channel.
			When 0 sound is stopped.
			To start sound, set other parameters and
			then write 80h to here.
			To stop sound, logical OR 40h for a
			release-attached off (key-off), or write zero
			for a pause. The use of other bits is
			prohibited.
	u8	r1	User access prohibited
	u8	rv	Sound volume output to right side
	u8	lv	Sound volume output to left side
	u8	at	The attack value of the envelope. When the
			sound starts, the volume begins at zero and

			increases every 1/60 second. When it reaches 255, the process moves on to the next decay value.
u8		de	The decay value of the envelope. It is multiplied by "this value/256" every 1/60 sec. and when sustain value is reached, the
u8		su	process moves to the sustain condition. The sustain value of the envelope. The
			sound is sustained by this amount. (Actually, multiplied by rv/256, lv/256 and output left and right.)
u8		re	The release value of the envelope. Key-off
			(logical OR 40h in sf) to enter this state. The value is multiplied by "this value/256"
			every 1/60 sec. and when it reaches zero,
			this channel is completely stopped.
u8		r2[،	
u32		fr	The frequency of the produced sound.
			Write the value obtained with the
., .	.		MidiKey2Freq function here.
wavei	Data*	wp	Pointer to the sound's waveform data. The waveform
			<pre>data can be generated automatically from the AIFF file using the tool (aif2agb.exe), so users normally</pre>
			do not need to create this themselves.
u32		r3[(
u8		r4[4	•
	ata St		
u16	type		Indicates the data type. This is currently not used.
u16	stat	1	At the present time, non-looped (1 shot) waveform
			is 0000h and forward loop is 4000h.
u32	freq		This value is used to calculate the frequency.
			It is obtained using the following formula:
22	,		sampling rate x 2^((180-original MIDI key)/12)
u32	loop		Loop pointer (start of loop)
u32	size		Number of samples (end position)
s8	data	LJ	The actual waveform data. Takes (number of samples+1) bytes of 8bit signed linear uncompressed data. The last
			byte is zero for a non-looped waveform, and the same
			value as the loop pointer data for a looped waveform.
			ratae as the toop pointer data for a tooped waveform.

Return: No return value.

SWI 1Ch (GBA) - SoundDriverMain Main of the sound driver.

Call every 1/60 of a second. The flow of the process is to call SoundDriverVSync, which is explained later, immediately after the V-Blank interrupt.

After that, this routine is called after BG and OBJ processing is executed. No parameters, no return value.

SWI 1Bh (GBA) - SoundDriverMode

Sets the sound driver operation mode.

- r0 Sound driver operation mode
 Bit Expl.

 0-6 Direct Sound Reverb value (0-127, default=0) (ignored if Bit7=0)

 7 Direct Sound Reverb set (0=ignore, 1=apply reverb value)

 8-11 Direct Sound Simultaneously-produced (1-12 channels, default 8)

 12-15 Direct Sound Master volume (1-15, default 15)

 16-19 Direct Sound Playback Frequency (1-12 = 5734,7884,10512,13379,

 15-769, 1915,7, 21024, 26759, 21536, 26314, 40137, 42048, dof, 4=12370, Hz)
 - 15768,18157,21024,26758,31536,36314,40137,42048, def 4=13379 Hz)20-23 Final number of D/A converter bits (8-11 = 9-6bits, def. 9=8bits)
 - 24-31 Not used.

Return: No return value.

SWI 1Dh (GBA) - SoundDriverVSync

An extremely short system call that resets the sound DMA. The timing is extremely critical, so call this function immediately after the V-Blank interrupt every 1/60 second.

No parameters, no return value.

SWI 28h (GBA) - SoundDriverVSyncOff

Due to problems with the main program if the V-Blank interrupts are stopped, and SoundDriverVSync cannot be called every 1/60 a second, this function must be used to stop sound DMA.

Otherwise, even if you exceed the limit of the buffer the DMA will not stop and noise will result.

No parameters, no return value.

SWI 29h (GBA) - SoundDriverVSyncOn

This function restarts the sound DMA stopped with the previously described SoundDriverVSyncOff.

After calling this function, have a V-Blank occur within 2/60 of a second and call SoundDriverVSync.

No parameters, no return value.

SWI 20h..24h (GBA) - SoundWhatever0..4 (Undocumented)

Whatever undocumented sound-related BIOS functions.

SWI 2Ah (GBA) - SoundGetJumpList (Undocumented)

Receives pointers to 36 additional sound-related BIOS functions.

r0 Destination address (must be aligned by 4) (120h bytes buffer)

BIOS SHA1 Functions (DSi only)

```
SHA1 Init(struct)
SHA1 Update(struct,src,srclen)
SHA1 Finish(dst,struct)
SHA1 Init Update Finish(dst,src,srclen)
SHA1 Init Update Finish Mess(dst,dstlen,src,srclen)
SHA1 Compare 20 Bytes(src1.src2)
SHA1 Default Callback(struct,src,len)
SWI 24h (DSi9/DSi7) - SHA1 Init(struct)
Initializes a 64h-byte structure for SHA1 calculations:
  [struct+00h] = 67452301h
  [struct+04h] = EFCDAB89h
                                  : initial SHA1 checksum value
  [struct+08h] = 98BADCFEh
  [struct+0Ch] = 10325476h
  [struct+10h] = C3D2E1F0h
  [struct+14h] = 00000000h ;lsw ;\total len in bits, initially zero
  [struct+18h] = 00000000h ;msw ;/
  [struct+1Ch] = uninitialzed ;-buffer for incomplete fragment (40h bytes)
  [struct+5Ch] = 00000000h
                                  ;-incomplete fragment size
```

if [struct+60h] = 00000000h then [struct+60h] = SHA1 Default Callback

Observe that the incoming [struct+60h] value should be 00000000h, otherwise the default callback isn't installed (using a different callback doesn't make too much sense, and it's probably not done by any DSi programs) (the callback feature might be intended to mount hardware accelleration, or to hook, customize, encrypt, or replace the SHA1 functionality).

SWI 25h (DSi9/DSi7) - SHA1 Update(struct,src,srclen)

This function should be placed between Init and Finish. The Update function can be called multiple times if the source data is split into separate blocks. There's no alignment requirement (though the function works faster if src is 4-byte aligned).

```
len=len AND 3Fh
                                                 :/copies all chunks to struct)
 if len>0 then
   for i=[struct+5Ch] to [struct+5Ch]+len-1
                                                 ; memorize remaining bytes
      [struct+1Ch+i]=[src], src=src+1, len=len-1; as incomplete chunk
      [struct+5Ch]=[struct+5Ch]+1
                                                 :/
SWI 26h (DSi9/DSi7) - SHA1 Finish(dst,struct)
  [total len]=bswap8byte([struct+14h]) ; get total len in bits in big-endian
 SHA1 Update(struct, value 80h,1)
                                                              ;append end byte
 while [struct+5Ch]<>38h do SHA1 Update(struct, value 00h,1); append padding
 SHA1 Update(struct, total len, 8)
                                                              :append 64bit len
  [struct+14h]=bswap8byte([total len]) ;restore total len, exclude above update
  [dst+00h]=bswap([struct+00h] ;msw ;\
  [dst+04h]=bswap([struct+04h]
                                        : store SHA1 result at dst
                                       ; (in big-endian)
  [dst+08h]=bswap([struct+08h]
  [dst+0Ch]=bswap([struct+0Ch]
  [dst+10h]=bswap([struct+10h] ;lsw ;/
SHA1 Default Callback(struct,src,len)
 for i=1 to len/40h
   a=[struct+0], b=[struct+4], c=[struct+8], d=[struct+0Ch], e=[struct+10h]
    for i=0 to 79
     if i=0..15 then w[i] = bswap([src]), src=src+4
     if i=16...79 then w[i] = (w[i-3] \times vr w[i-8] \times vr w[i-14] \times vr w[i-16]) rol 1
      if i=0...19 then f=5A827999h + e + (d xor (b and (c xor d)))
     if i=20..39 then f=6ED9EBA1h + e + (b xor c xor d)
     if i=40..59 then f=8F1BBCDCh + e + ((b and c) or (d and (b or c)))
      if i=60...79 then f=CA62C1D6h + e + (b xor c xor d)
     e=d, d=c, c=(b ror 2), b=a, a=f + (a rol 5) + w[i]
    [struct+0]=[struct+0]+a, [struct+4]=[struct+4]+b, [struct+8]=[struct+8]+c
    [struct+0Ch]=[struct+0Ch]+d, [struct+10h]=[struct+10h]+e
SWI 27h (DSi9/DSi7) - SHA1 Init Update Finish(dst,src,srclen)
  [struct+60h]=00000000h :want Init to install the default SHA1 callback
 SHA1 Init(struct)
 SHA1 Update(struct.src.srclen)
 SHA1 Finish(dst,struct)
Always returns r0=1.
SWI 29h (DSi9/DSi7) - SHA1 Init Update Finish Mess(dst,dstlen,src,srclen)
 if dst=0 then exit(r0=1) ;uh, that's same return value as when okay
 if src=0 and srclen<>0 then exit(r0=0)
  [struct+60h]=00000000h
```

```
SHA1 Init(struct)
                                        ; first compute normal SHA1
 SHA1 Update(struct,src,srclen)
                                        ; (same as SHA1 Init Update Finish)
 SHA1 Finish(first sha1,struct)
 @@lop1:
 i=13h ;start with LSB of big-endian 20-byte value ;\increment SHA1 value
 @@lop2:
                                                      ; by one (with somewhat
 [first shal+i]=[first shal+i]+1, i=i-1 ; uncommon/bugged carry-
 if i \ge 0 and [first shal+i+1]=01h then goto @@lop2 ;/out to higher bytes)
 SHA1 Update(struct_first sha1.14h)
                                        :\compute 2nd SHA1 across 1st SHA1.
 SHA1 Finish(second sha1, struct)
                                        ;/done without re-initializing struct
 for i=0 to min(14h,dstlen)-1, [dst]=[second shal+i], dst=dst+1
 dstlen=dstlen-min(14h.dstlen)
 if dstlen<>0 then goto @@lop1 else exit(r0=1)
SHA1 Init Update Finish HMAC(dst,key,src,srclen)
 if len(key)>40h then key=SHA1(key); convert LONG keys to 14h-bytes length
 if len(key)<40h then zero-pad key to 40h-bytes length
 for i=0 to 3Fh, [inner key+i]=[key+i] xor 36h;\
  [struct+60h]=00000000h
 SHA1 Init(struct)
                                                ; compute 1st SHA1
 SHA1 Update(struct,inner key,40h)
                                                ; across inner key and data
 SHA1 Update(struct, src, srclen)
 SHA1 Finish(first sha1, struct)
 for \overline{i}=0 to 3Fh, [outer key+i]=[key+i] xor 5Ch;\
  [struct+60h]=00000000h
 SHA1 Init(struct)
                                                ; compute final SHA1
 SHA1_Update(struct,outer key,40h)
                                                ; across outer key and 1st SHA1
  SHA1 Update(struct, first sha1, 14h)
 SHA1 Finish(dst,struct)
```

SWI 28h (DSi9/DSi7) - SHA1 Compare 20 Bytes(src1,src2)

Out: r0=1=match, r0=0=mismatch/error (error occurs if src1=0 or src2=0).

BIOS RSA Functions (DSi only)

```
RSA_Init_crypto_heap(heap_nfo,heap_start,heap_size)
RSA_Decrypt(heap_nfo,struct,dest4)
RSA_Decrypt_Unpad(heap_nfo,dst,src,key)
RSA_Decrypt_Unpad_OpenPGP_SHA1(heap_nfo,dst,src,key)
```

RSA is important because the DSi cartridge header and system files do contain RSA signatures. Which makes it impossible to create unlicensed software (without knowing Nintendo's private key).

BIOS RSA Basics

BIOS RSA Pseudo Code

SWI 20h (DSi9/DSi7) - RSA Init crypto heap(heap nfo,heap start,heap size)

Initializes the heap for use with SWI 21h..23h. heap nfo is a 0Ch-byte structure, which gets set to:

```
[heap_nfo+0] = heap_start (rounded-up to 4-byte boundary)
[heap_nfo+4] = heap_end (start+size, rounded-down to 4-byte boundary)
```

[heap nfo+8] = heap size (matched to above rounded values)

heap_start should point to a free memory block which will be used as heap, heap_size should be usually 1000h.

SWI 21h (DSi9/DSi7) - RSA_Decrypt(heap_nfo,ptr_nfo,len_dest)

```
[ptr_nfo+0] = dst (usually 7Fh bytes, max 80h bytes)
[ptr_nfo+4] = src (80h bytes)
[ptr_nfo+8] = key (80h bytes)
```

This is a subfunction for SWI 22h/23h. It's returning raw decrypted data without unpadding (aside from stripping leading 00h bytes; most (or all) signatures are containing one leading 00h byte, so the returned [len dest] value will be usually 7Fh).

Return value (r0) is: 0=failed, 1=okay. The length of the decrypted data is returned at [len dest].

SWI 22h (DSi9/DSi7) - RSA_Decrypt_Unpad(heap_nfo,dst,src,key)

Same as SWI 21h, and additionally removes the "01h,min eight FFh,00h" padding. src,dst,key should be 80h-bytes. The output at dst can be theoretically max 80h-bytes (or shorter due to removed padding). In practice, the DSi is often using only the first 14h-bytes at dst (aka the last 14h-bytes from src) as SHA1 or SHA1-HMAC value (RSA-SHA1). Return value (r0) is: 0=failed, 1=okay.

SWI 23h (DSi9/DSi7) - RSA Decrypt Unpad OpenPGP SHA1(heap nfo,dst,src,key)

Same as SWI 22h, but with some extra processing for extracting a SHA1 value from an OpenPGP header: The data must consist of five chunks (with IDs 30h,30h,06h,05h,04h), the last chunk (with ID=04h) must be 14h bytes in size, and the 14h-byte chunk data is then copied to dst. The other four chunks must exist, but their content is just skipped.

```
00h 1
         Leading zero
                             (00h)
01h 1
         Block type
                             (01h)
                                                               padding
                            (FFh-filled)
02h 5Ah Padding Bytes
5Ch 1
         Padding End
                             (00h)
5Dh 2
         30h, junk(1)
                             (30h, 21h)
                                                              ;-whatever
         30h, junk(1)
5Fh 2
                             (30h,09h)
                                                              ;-whatever
         06h,len,junk(len) (06h,05h, 2Bh,0Eh,03h,02h,1Ah) ;-0ID for SHA1
61h 7
68h 2
         05h, junk(1)
                             (05h,00h)
                                                              ;-whatver
6Ah 16h 04h, len, sha1(len) (04h, 14h, sha1[14h bytes])
                                                             ;-SHA1
```

The "junk" bytes aren't actually used/verified by the DSi. Handling chunks with len>7Fh looks quite weird/bugged. The DSi firmware contains some functions where it could optionally use SWI 23h for RSA signatures (although, there aren't any know cases where it would actually use SWI 23h). Note: The

DSi's Flipnote ".ppm" files are using the SWI 23h style SHA1 format (but Flipnote contains it's own RSA functions instead of using the BIOS SWI functions). DS Download Play (and equivalent code in NDS Firmware) is SWI 23h style, too (but also uses its own RSA function instead of the BIOS SWI). Note: The format is based on the OpenPGP Message Format (RFC 4880), that format allows to use similar headers for MD5, SHA256, etc. (the DSi supports only SHA1 though).

Unencrypted Signatures

Emulators can hook the RSA BIOS functions to copy unencrypted signatures as-is (instead of trying to decrypt them). That allows to create "authentic" files that are fully compatible with the DSi firmware, and which would be actually working on real hardware (when knowing the private key).

Unencrypted 80h-byte signatures should be stored in following format (as defined in RFC 2313):

```
00h 1 "00" Leading zero (00h)
01h 1 "BT" Block type (always 01h on DSi)
02h 8+n "PS" Padding (FFh-filled, min 8 bytes, usually 69h bytes on DSi)
0Ah+n 1 "00" Padding end (00h)
0Bh+n 75h-n "D" Data (max 75h bytes, usually a 14h-byte SHA1 value on DSi)
```

If the hooked BIOS function sees a RSA source to contain "00h, 01h, at least eight FFh, followed by 00h", then it could treat it as unencrypted data (it's nearly impossible that an encrypted signature could contain those values).

Key.Bit0

The DSi BIOS contains two different RSA core modes (either one of them is used, depending on whether BIT0 of the FIRST BYTE of the "key" is set or cleared). The purpose & difference between those two modes is unknown. Also, dunno if that BIT0 thing is something common in the RSA world?

DSi Public RSA Keys (for verifying signatures)

```
(F1,F5,1A,FF...) eMMC Boot Info (same key for retail+debug)
TWL FIRM
BIOS:FFFF87F4h (C3,02,93,DE..) Key0: System Menu (Launcher) of Retail version
BIOS:FFFF8874h (B6,18,D8,61..) Keyl: System Fun Tools and Wifi Firmware
BIOS:FFFF88F4h (DA,94,09,01..) Key2: System Base Tools (Settings, Shop)
BIOS:FFFF8974h (95,6F,79,0D..) Key3: DSiWare and DSi ROM Cartridges
BIOS:FFFF89F4h (D4,30,E3,7D..) Key4: Unknown ;\probably more/unused RSA keys
BIOS:FFFF8A74h (BD,29,02,38...) Key5: Unknown; (DSi only)
BIOS:FFFF8AF4h (CF,8A,4B,15..) Key6: Unknown; (doesn't exist on 3DS)
BIOS:FFFF8B74h (A3,BC,C1,7C...) Key7: Unknown ;/
BIOS:FFFF9920h (30,33,26,D5...) Unknown (probably NOT a RSA key)
               (BA,F1,98,A4...) HWINFO S.dat (with RSA-SHA1-HMAC)
Launcher
Launcher
               (9F,80,BC,5F...) Version Data and TWLFontTable.dat
Launcher
               (C7,F4,1D,27...) DS Cart Whitelist (missing RSA in v1.4E)
Launcher+NDS
               (9E,C1,CC,C0...) For wifi-booted NDS titles (DsDownloadPlay)
               (C2,3C,BC,13...) Public key for Flipnote .ppm files
Flipnote
Unknown
               (?)
                               HWID.sqn
               (?)
                               Newer NDS ROM Cartridges (have RSA, too?)
Unknown
               (9D,69,36,28...) Unknown, seems to be RSA
DSi Shop
                                                                (100h bytes)
               (F8,24,6C,58...) Root key for cert.sys CA00000001(200h bytes)
Launcher
```

```
(B2,79,C9,E2..) CA00000001 key for cert.sys keys(100h bytes)
cert.sys
cert.svs
               (93,BC,OD,1F...) CP00000007 key for tmd's
                                                                (100h bytes)
               (AD,07,A9,37...) XS00000003 key for shop-tickets (100h bytes)
cert.svs
               (92,FF,96,40..) XS00000006 key for free-tickets (100h bytes)
cert.sys
               (01,93,6D,08..) MS00000008 key for dev.kp
                                                                (ECC, non-RSA)
cert.svs
dev.kp
               (per-console)
                               TWxxxxxxxxx... key for tad files (ECC, non-RSA)
                               AP00030015484e42gg in tad files (ECC, non-RSA)
*.bin
               (random?)
               (BC,FD,A1,FF...) Debug0: System Menu (Launcher, Debug version)
Launcher+Boot
Launcher
               (E9.9E.A7.9F...) Debug1:
Launcher
               (A7,9F,54,A0..) Debug2:
               (AC,93,BB,3C...) Debug3: Public key for Debug DSiware/ROMs
Launcher
Debug Updater (E5.1C.BF.C7...) Debug Public kev for HWInfo
Debug Updater (C8,4B,38,2C...) Debug Public key for HWID.sqn
                                                                 (100h bytes)
               (D0.1F.E1.00...) Debug Root key for CA00000002 key(200h bytes)
Launcher
                               Debug CA00000002 key for cert.sys(100h bytes)
debug cert.sys (...)
                               Debug CP00000005 key for ...?
debug cert.sys (...)
                                                                 (100h bytes)
                               Debug CP00000007 key for ...
                                                                 (100h bytes)
debug cert.sys (...)
debug cert.sys (...)
                               Debug XS00000006 key for ...
                                                                 (100h bytes)
verdata
               (\ldots)
                               Public keys in Version Data file?
                               further keys...?
Unknown
               (?)
```

DSi Private RSA Keys (for creating signatures)

Nintendo's private keys should be known only by Nintendo. However, the console does have a few "own" private keys (for sending signed data to Nintendo (verdata), for storing signed data on SD card (flipnote), plus some more keys for the developer's debug version).

```
(26,A7,53,7E...) Private key for Flipnote .ppm files
Flipnote
                             TWxxxxxxxxx... key for tad files (ECC, non-RSA)
dev.kp
               (per-console)
(temp/unsaved?)(random?)
                               AP00030015484e42gg
                                                     tad files (ECC, non-RSA)
                               Private keys in Version Data file?
verdata
Debug Updater (77,FC,77,9E..) Private key for Debug HWID.sqn (100h bytes)
Debug Updater (B5,7C,C2,85...) Private key for Debug HWInfo
               (95,DC,C8,18...) Private key for Debug DSiware/ROMs (Debug3)
Debug SDK
                               further keys...?
Unknown
               (?)
```

The private keys are usually stored in DER format; that's including entries for the public key/exponent, and the original prime numbers that the key was generated from, plus some numbers that were temporarily used during key creation, and with all entries preceded by tag/length values, whereas values with MSB set are preceded by a 00h byte to make them "unsigned" (eg. most 80h-byte keys will occupy 81h bytes in DER format).

BIOS RSA Basics

RSA Basics

The RSA formulas are quite simple: Applying an exponent and modulus to the source data. There are two formulas used for encryption/decryption. The first

formula requires only the Public Key (and an exponent, which is usually some fixed constant; on the DSi it's always 10001h aka 65537 decimal). The second formula is almost same, but requires the Private Key instead of the constant exponent (and also requires the Public Key as modulus):

```
Public Key formula: dest = src^10001h mod pubkey
Private Key formula: dest = src^prvkey mod pubkey
That formulas can be used for encrypting secret messages, as so:
Recipient's Public Key --> Encrypt a message
Recipient's Private Key --> Decrypt a message
Or, using the formulas the other way around, to create digital signatures:
Sender's Private Key --> Encrypt/create a signature
Sender's Public Key --> Decrypt/verify a signature
```

The overall idea is that only the owner of the Private Key can decrypt messages, or create signatures. The Public Key can be shared freely, so that everybody can encrypt messages, or verify signatures.

RSA Big Number Maths

The exponent/modulus can be implemented with simple unsigned multiply/divide operations. However, RSA requires dealing with big 1024bit integers (or even bigger numbers when using larger keys), this does usually require some software functions since regular CPUs cannot directly deal with such large numbers.

RSA Byte Order

The DSi is storing all RSA keys and signatures in Big-Endian format, so one will need to reverse the byte order before doing the actual maths on Little-Endian CPUs.

RSA Signatures (used on DSi)

Digital signatures can be used for signing documents or other binaries. The signature does usually consist of a secure checksum (SHA-1, MD5, SHA256, etc.) computed on the document/binary, and then encrypted via the RSA Private Key formula.

The checksum can be then decrypted via Public Key, if the decrypted checksum does match up, then one can be sure that the document/binary hasn't been modified, and that it was really created by the Private Key owner.

RSA Encrypted Messages (not used on DSi)

Encrypted RSA messages are restricted to the size of the Public Key (eg. with a 1024bit key, the message should be smaller than 128 bytes). For bigger messages, one could either split the message into smaller snippets, or, one could combine RSA with some other encryption mechanism (eg. store an AES key in the RSA message, and decrypt the actual document via AES; that would add private/public key security to AES).

RSA Padding

RSA can be weak if the message is a small number (especially very small values like "0" or "1" obviously wouldn't work well with the "msg^exp" maths; other small values can be also weak, eg. with the common/small public exponent 10001h). To avoid that problem, the MSBs of the message should be padded with nonzero bytes, typically as so (as defined in RFC 2313):

```
00h 1 "00" Leading zero (00h)
01h 1 "BT" Block type (always 01h on DSi)
02h 8+n "PS" Padding (FFh-filled, min 8 bytes, usually 69h bytes on DSi)
```

```
0Ah+n 1 "00" Padding end (00h)
0Bh+n 75h-n "D" Data (max 75h bytes, usually a 14h-byte SHA1 value on DSi)
That, for 80h-byte messages. For other sizes replace "75h" by "F5h, 1F5h, etc."
```

RSA Key Generation

Generating a RSA key pair is more difficult than the encryption/decryption part. First of, one needs two unsigned random prime numbers; for a 1024bit key, that would be usually two large 512bit prime numbers (whereas, finding real prime numbers is complicated, and it's more common to use values that have a "high probability" of being prime numbers).

The public key is then simply generated by multiplying the two prime numbers (P and Q) with each other: pubkev = P * Q

The private key is also based on the same prime numbers, but the maths there are more complicated (and not described here).

When knowing one prime number, one could theoretically compute the other as "Q=pubkey/P", however, prime numbers aren't as rare as one might think, and it's quite impossible to guess (or brute-force) one of the prime numbers.

BIOS RSA Pseudo Code

This is the RSA main function. The exponent is applied by squaring the "src" several times, and, if the corresponding exponent bit is set, multiplying the result by the squared value. To avoid the numbers to become incredible large, the modulus is applied after each multiplication (rather than applying it only on the final result).

```
For the Private Key formula: Use exp=prvkey, num_exp_bits=rsa_number_size*8 For the Public Key formula: Use exp=ptr to 10001h, num exp bits=17
```

The parameters and result for "rsa_mpi_pow_mod" must be in little-endian. Ie. for DSi, reverse byte the byte order of the incoming/outgoing values. And, on DSi, use rsa_number_size=80h (aka 128 bytes, aka for 1024bit RSA).

rsa mpi mul mod(dst,src):

```
rsa mpi mul(dst,src1,src2): ;[dst]=[src1]*[src2]
  [dst+0]=0, oldmsw=0
                                         ;-init first word and oldmsw
 for i=0 to rsa number size-4 step 4
   call @@inner loop
                                         ; compute LSWs of destination
   src2=src2+4
 next i
                                         ;/
 src2=src2-4
 for i=rsa number size-8 to 0 step -4
   src1=src1+4
                                         ; compute MSWs of destination
   call @@inner loop
 next i
 return
 ; - - -
 @@inner loop:
 [dst+4]=oldmsw, oldmsw=0
 for j=0 to i step 4
   msw:lsw = [src1+j]*[src2-j]
    [dst+0]=[dst+0]+lsw
    [dst+4]=[dst+4]+msw+cy
   oldmsw=oldmsw+cv
 next i
 dst=dst+4
 ret
rsa mpi mod(dst,src): ;[dst]=[dst] mod [src] ;aka division remainder
;Double/Single -> Single modulo division (mpi/mpi)
:Divisor's MSW must be >= 80000000h
 ebx=rsa number size, dst=dst+ebx, i=ebx+4
 @dtvpe0 lop:
                                                                           ;\
 if [dst+ebx-4]=0 then goto @@type0 next
 rsa mpi cmp(dst,src), if borrow then goto @@type1 next
                                                                           ; type0
 rsa mpi sub(dst,src), if [dst+ebx-4]<>0 then goto @dtype1 next
                                                                           : loop
 @@type0 next:
 dst=dst-4, i=i-4, if i>0 then goto @dtype0 lop
 aoto @done
 :--- --- ---
@@type1 lop:
                                                                           ;\
 lsw=[dst+ebx-4], msw=[dst+ebx-0]
 if msw>=[src+ebx-4] then fac=FFFFFFF else fac=msw:lsw / [src+ebx-4]
 rsa mpi mulsub(dst,src,fac), if carry=0 then goto @@skip add
                                                                           ; type1
 @@add more:
                                                                           ; loop
 rsa mpi add(dst,src)
 [dst+ebx]=[dst+ebx]+carry, if carry=0 then goto @@add more
```

```
@@skip add:
 if [dst+ebx-4]=0 then goto @@type0 next
 @@typel next:
  dst=dst-4, i=i-4, if i>0 then goto @@typel lop
 @done:
  return
rsa mpi mulsub(dst,src,fac): ;[dst]=[dst]-[src]*fac
  oldborrow=0, oldmsw=0
                                                                 ;\
  for i=0 to rsa number size-4 step 4
                                                                 ; process
   msw:lsw = [src+i]*fac, lsw=lsw+oldmsw, oldmsw=msw+carry
                                                                 ; rsa number size
    [dst+i]=[dst+i]-lsw-oldborrow, oldborrow=borrow
                                                                 ; bytes, plus...
  next i
  [dst+rsa number size]=[dst+rsa number size]-oldmsw-oldborrow ;-one extra word
 return borrow ; (unlike "rsa embedded" which returns INVERTED borrow)
rsa mpi add(dst,src): ;out: [dst]=[dst]+[src], carry
  carry = 0
  for i=0 to rsa number size-4 step 4
    [dst+i]=[dst+i]+[src+i]+carry
  next i
  return carry
rsa mpi sub(dst,src): ;out: [dst]=[dst]-[src], borrow/unused
  borrow = 0
  for i=0 to rsa number size-4 step 4
    [dst+i]=[dst+i]-[src+i]-borrow
  next i
  return borrow
rsa mpi cmp[dst,src]: ;compare [dst]-[src], out: borrow
  for i=rsa number size-4 to 0 step -4
   temp=[dst+i]-[src+i], if not equal then return borrow
  next i
  return borrow
This is about same as "sub", but faster (because it can abort the loop upon first difference).
```

BIOS RAM Usage

Below contains info about RAM contents at cartridge boot time (as initialized by the BIOS/Firmware), plus info about RAM locations used by IRQ handlers

GBA BIOS RAM Usage

```
Below memory at 3007Fxxh is often accessed directly, or via mirrors at 3FFFFxxh.
 3000000h 7F00h User Memory and User Stack
                                                          (sp usr=3007F00h)
                Default Interrupt Stack (6 words/time) (sp irg=3007FA0h)
 3007F00h A0h
                Default Supervisor Stack (4 words/time) (sp svc=3007FE0h)
 3007FA0h 40h
                                                         (sp xxx=3007FF0h)
 3007FE0h 10h
                 Debug Exception Stack (4 words/time)
                Pointer to Sound Buffer (for SWI Sound functions)
 3007FF0h 4
 3007FF4h 3
                 Reserved (unused)
                 Reserved (intro/nintendo logo related)
 3007FF7h 1
                 IRO IF Check Flags (for SWI IntrWait/VBlankIntrWait functions)
 3007FF8h 2
 3007FFAh 1
                 Soft Reset Re-entry Flag (for SWI SoftReset function)
                 Reserved (intro/multiboot slave related)
 3007FFBh 1
 3007FFCh 4
                 Pointer to user IRO handler (to 32bit ARM code)
```

NDS BIOS RAM Usage

Below memory at 27FFxxxh is mirrored to 23FFxxxh (on retail consoles with 4MB RAM), however, it should be accessed via address 27FFxxxh (for compatibility with debug consoles with 8MB RAM). Accessing it via mirrors at 2FFFxxxh is also valid (this is done by DSi enhanced games; even when running in non-DSi mode; this allows DSi games to use the same memory addresses in NDS and DSi mode).

```
ARM7 and ARM9 bootcode can be loaded here (2000000h..23BFDFFh)
2000000h ...
               Debug bootcode can be loaded here (2400000h..27BFDFFh)
2400000h ...
23FEE00h 168h Fragments of NDS9 firmware boot code
27FF800h 4
               NDS Gamecart Chip ID 1
27FF804h 4
               NDS Gamecart Chip ID 2
27FF808h 2
               NDS Cart Header CRC (verified)
                                                          ;hdr[15Eh]
27FF80Ah 2
               NDS Cart Secure Area CRC (not verified ?) :hdr[06Ch]
               NDS Cart Missing/Bad CRC (0=0kay, 1=Missing/Bad)
27FF80Ch 2
               NDS Cart Secure Area Bad (0=0kay, 1=Bad)
27FF80Eh 2
               Boot handler task number (usually FFFFh at cart boot time)
27FF810h 2
               Secure disable (0=Normal, 1=Disable; Cart[078h]=BIOS[1088h])
27FF812h 2
27FF814h 2
               SIO Debug Connection Exists (0=No. 1=Yes)
                                           (0=0\text{kay}, 1=\text{Bad})
27FF816h 2
               RTC Status?
                             ; random LSB from SIO debug detect handshake
27FF818h 1
               Random RTC
27FF819h 37h
               Zerofilled by firmware
27FF850h 2
               NDS7 BIOS CRC (5835h)
               Somewhat copy of Cart[038h], nds7 ram addr (?)
27FF860h 4
27FF864h 4
               Wifi FLASH User Settings Bad (0=0kay, 1=Bad)
27FF868h 4
               Wifi FLASH User Settings FLASH Address (fmw[20h]*8)
                 maybe recommended to use above RAM cell instead FLASH entry?
               Whatever (seems to be zero at cart boot time)
27FF86Ch 4
27FF870h 4
               Whatever (seems to be zero at cart boot time)
27FF874h 2
               Wifi FLASH firmware part5 crc16 (359Ah) (fmw[026h])
```

```
27FF876h 2
               Wifi FLASH firmware part3/part4 crc16 (fmw[004h] or ZER0)
                 Above is usually ZERO at cart boot (set to fmw[004h] only
                when running pictochat, or maybe also when changing user
                 settings)
27FF878h 08h
               Not used
27FF880h 4
               Message from NDS9 to NDS7 (=7 at cart boot time)
27FF884h 4
               NDS7 Boot Task (also checked by NDS9) (=6 at cart boot time)
27FF888h ...
               Whatever (seems to be zero at cart boot time)
27FF890h 4
               Somewhat boot flags (somewhat B0002A22h)
                 bit10 part3/part4 loaded/decoded (bit3 set if bad crc)
                 bit28 part5 loaded/decoded with good crc
              Not used (zero)
27FF894h 36Ch
27FFC00h 4
               NDS Gamecart Chip ID 1
                                        (copy of 27FF800h)
27FFC04h 4
               NDS Gamecart Chip ID 2
                                        (copy of 27FF804h)
27FFC08h 2
               NDS Cart Header CRC
                                        (copy of 27FF808h)
27FFC0Ah 2
               NDS Cart Secure Area CRC (copy of 27FF80Ah)
27FFC0Ch 2
               NDS Cart Missing/Bad CRC (copy of 27FF80Ch)
27FFC0Eh 2
               NDS Cart Secure Area Bad (copy of 27FF80Eh)
27FFC10h 2
               NDS7 BIOS CRC (5835h)
                                        (copy of <27FF850h>)
27FFC12h 2
               Secure Disable
                                        (copy of 27FF812h)
                                        (copy of 27FF814h)
27FFC14h 2
               SIO Debug Exist
               RTC Status?
27FFC16h 1
                                        (<8bit> copy of 27FF816h)
27FFC17h 1
               Random 8bit
                                        (copy of <27FF818h>)
27FFC18h 18h
               Not used (zero)
               GBA Cartridge Header[BEh], Reserved
27FFC30h 2
27FFC32h 3
               GBA Cartridge Header[B5h..B7h], Reserved
27FFC35h 1
               Whatever flags ?
               GBA Cartridge Header[B0h], Maker Code
27FFC36h 2
               GBA Cartridge Header[ACh], Gamecode
27FFC38h 4
27FFC3Ch 4
               Frame Counter (eq. 00000332h in nosqba with original firmware)
               Boot Indicator (0001h=normal; required for some NDS games)
27FFC40h 2
27FFC42h 3Eh
               Not used (zero)
27FFC80h 70h
              Wifi FLASH User Settings (fmw[newest user settings])
27FFCF0h 10h
               Not used (zero)
               NDS9 Debug Exception Stack (stacktop=27FFD9Ch)
27FFDxxh ..
27FFD9Ch 4
               NDS9 Debug Exception Vector (0=None)
27FFDA0h ...
27FFE00h 170h
               NDS Cart Header at 27FFE00h+0..16Fh
27FFF70h ...
               Not used (zerofilled at cart boot time)
27FFFF8h 2
               NDS9 Scratch addr for SWI IsDebugger check
27FFFFAh 2
               NDS7 Scratch addr for SWI IsDebugger check
27FFFFCh ..
27FFFFEh 2
               Main Memory Control (on-chip power-down I/O port)
              NDS9 IRO IF Check Bits (hardcoded RAM address)
DTCM+3FF8h 4
DTCM+3FFCh 4
               NDS9 IRQ Handler (hardcoded RAM address)
```

```
37F8000h FE00h ARM7 bootcode can be loaded here (37F8000h..3807DFFh)
380F700h 1D4h Fragments of NDS7 firmware boot code
380F980h 4
               Unknown/garbage (set to FBDD37BBh, purpose unknown)
                NOTE: Cooking Coach is doing similar crap at 37FCF1Ch ?!?!
380FFC0h 4
              DSi7 IRO IF2 Check Bits (hardcoded RAM address) (DSi only)
380FFDCh ...
              NDS7 Debug Stacktop / Debug Vector (0=None)
              NDS7 IRQ IF Check Bits (hardcoded RAM address)
380FFF8h 4
380FFFCh 4
              NDS7 IRQ Handler (hardcoded RAM address)
summary of nds memory used at cartridge boot time:
(all other memory zero-filled unless containing cartridge data)
37F8000h..3807E00h :cartridge area (nds7 onlv)
2000000h..23BFE00h ;cartridge area (nds9 and nds7)
2400000h..27BFE00h :cartridge area (debug ver)
23FEE00h..23FEF68h ;fragments of NDS9 firmware boot code
27FF800h..27FF85Fh :various values (from BIOS boot code)
27FF860h..27FF893h :various values (from Firmware boot code)
27FFC00h..27FFC41h ;various values (from Firmware boot code)
27FFC80h..27FFCE6h ;firmware user settings
27FFE00h..27FFF6Fh :cart header
380F700h..380F8D4h ;fragments of NDS7 firmware boot code
380F980h
                    ;set to FBDD37BBh
register settings at cartridge boot time:
nds9 r0..r11
                = zero
nds9 r12, r14, r15 = entrypoint
nds9 r13
                = 3002F7Ch (!)
nds9 r13 irg
                = 3003F80h
nds9 r13 svc
                = 3003FC0h
nds9 r14/spsr irg= zero
nds9 r14/spsr svc= zero
nds7 r0..r11
                = zero
nds7 r12, r14, r15 = entrypoint
              = 380 FD80 h
nds7 r13
                = 380FF80h
nds7 r13 irq
nds7 r13 svc
                = 380 FFC0h
nds7 r14/spsr irq= zero
nds7 r14/spsr svc= zero
Observe that SWI SoftReset applies different stack pointers:
Host sp svc
                                    zerofilled area
                                                          return address
                sp irq
                          sp sys
NDS7 380FFDCh 380FFB0h 380FF00h [380FE00h..380FFFFh] Addr[27FFE34h]
NDS9 0803FC0h 0803FA0h 0803EC0h [DTCM+3E00h..3FFFh]
                                                         Addr[27FFE24h]
```

DSi BIOS RAM

```
2000000h 8
             Whatever Title ID
                                 ;carthdr[230h]
2000008h 1
             Whatever Unknown/Unused
             Whatever Flags (03h=Stuff is used?)
2000009h 1
             Whatever Maker code ; carthdr[010h]
200000Ah 2
             Whatever Unknown ;\counter/length/indices/whatever?
200000Ch 2
200000Fh 2
             Whatever Unknown :/
             Whatever CRC16 [2000000h..20002FFhl ini=FFFFh.[2000010h]=0000h
2000010h 2
2000012h 2
             Whatever Unknown/Unused
2000014h 2ECh Whatever Unknown... some buffer... string maybe?
2000300h 5
            Warmboot ID ("TLNC",00h) (also requires BPTWL[70h]=01h)
2000305h 1
            Warmboot Length of data at 2000308h (01h..18h, for CRC)
            Warmboot CRC16 of data at 2000308h (with initial value FFFFh)
2000306h 2
2000308h 8
            Warmboot Unknown
                                                  :-rarely used
2000310h 8
            Warmboot Title ID
                                                  :-often used
            Warmboot Flags (bit0, 1-3, 4, 5,6,7); -usually 16bit, once 32bit
2000318h 4
            Warmboot Unused
200031Ch 4
2000400h 128h System Settings from TWLCFGn.dat file (bytes 088h..1AFh)
              WlFirm Type (1=DWM-W015, 2=DWM-W024) (as wifi flash[1FDh])
20005E0h 1
20005E1h 1
              WlFirm Unknown (zero)
20005E2h 2
              WlFirm CRC16 with initial value FFFFh on [20005E4h..20005EFh]
              WlFirm RAM vars (500400h) ;\
20005E4h 4
              WlFirm RAM base (500000h); as from "Wifi Firmware" file
20005E8h 4
20005ECh 4
              WlFirm RAM size (02E000h) ;/
20005F0h 10h
              WlFirm Unknown (zero)
              Hexvalues from HWINFO N.dat
2000600h 14h
23FEE00h 200h
              DSi9 bootstrap relict
- - -
2FEE120h 4
               "nand"
                       <--- passed as so to launcher
2FF80xxh
2FF82xxh
2FF83xxh
2FF89xxh
2FF8Axxh
2FF8Bxxh
2FF8Cxxh
2FF8Dxxh
               ... Wifi MAC address, channel mask, etc.
2FF8Fxxh
2FF90xxh
2FF91xxh
              FBDD37BBh (that odd "garbage" value occurs also on NDS)
2FF9208h
2FFA1xxh
2FFA2xxh
```

```
2FFA5xxh
 2FFA6xxh
  2FFA680h 12
                 02FD4D80h,00000000h,00001980h
 2FFA68Ch ...
                 Zerofilled
 2FFC000h 1000h Full Cart Header (as at 2FFE000h, but, FOR NDS ROM CARTRIDGE)
 2FFD000h 7B0h
                Zerofilled
 2FFD7B0h 8+1
                 Version Data Filename (eq. 30,30,30,30,30,30,30,34,00)
 2FFD7B9h 1
                 Version Data Region
                                     (eq. 50h="P"=Europe)
 2FFD7BAh 1
                 Unknown (00)
                               ;bit0 = warmboot-flag-related
 2FFD7BBh 1
                 Unknown (00)
                 eMMC CID (dd.ss.ss.ss.ss.03.4D.30.30.46.50.41.00.00.15). 00
 2FFD7BCh 15+1
                eMMC CSD (40,40,96,E9,7F,DB,F6,DF,01,59,0F,2A,01,26,90), 00
 2FFD7CCh 15+1
 2FFD7DCh 4
                 eMMC OCR (80,80,FF,80)
                                                                         :20h
 2FFD7E0h 8
                 eMMC SCR (00,04,00,00,00,00,00,00) (for MMC: dummy/4bit);24h
 2FFD7E8h 2
                 eMMC RCA (01,00)
                                                                          :2Ch
 2FFD7EAh 2
                eMMC Typ (01,00) (0=SD Card, 1=MMC Card)
                                                                         :2Eh
 2FFD7ECh 2
                 eMMC HCS (00,00); copy of OCR.bit30 (sector addressing); 30h
                          (00,00)
 2FFD7EEh 2
                 eMMC ?
                                                                         :32h
 2FFD7F0h 4
                 eMMC ?
                          (00,00,00,00)
                                                                         :34h
 2FFD7F4h 4
                 eMMC CSR (00,09,00,00)
                                          ;card status (state=tran)
                                                                         ;38h
                 eMMC Port 4004824h setting (00,01) ;SD CARD CLK CTL
 2FFD7F8h 2
                                                                         ;3Ch
                eMMC Port 4004828h setting (E0,40) ;SD CARD OPTION
 2FFD7FAh 2
                                                                         ;3Eh
 2FFD7FCh 2
                 eMMC ?
                         (00,00)
                                                                         ;40h
                 eMMC Device (usually 0001h=eMMC) (0000h=SD/MMC Slot?)
 2FFD7FEh 2
                                                                         ;42h
                 Unknown 05h (maybe number of IDs at 2FFD850h?)
 2FFD800h 1
 2FFD801h 2Fh
                 Zerofilled
 2FFD830h 1
                 Unknown 1Fh
 2FFD831h 1Fh
                 Zerofilled
 2FFD850h 5x8
                 Five Title IDs (ROM Cart, and HNBP, HNDA, HNEA, HNGP) why?
 2FFD878h 788h Zerofilled
 2FFE000h 1000h DSi Full Cart Header (additionally to short headers)
 2FFF000h 0Ch
                 Zerofilled
 2FFF00Ch 4
                 ? 0000007Fh
 2FFF010h 4
                 ? 550E25B8h
 2FFF014h 4
                 ? 02FF4000h
 2FFF018h A68h Zerofilled
 2FFFA80h 160h Short Cart header (as at 2FFFE00h, but, FOR NDS ROM CARTRIDGE)
 2FFFBE0h 20h
                 Zerofilled
Below resembles NDS area at 27FFC00h (with added/removed stuff)...
  2FFFC00h 4
                 NDS Gamecart Chip ID
 2FFFC04h 20h
                 Zerofilled
 2FFFC24h 5
                 ? (04 00 73 01 03)
 2FFFC29h 7
                 Zerofilled
 2FFFC30h 12
                 GBA Cartridge Header (FF FF FF FF FF 00 FF FF FF FF FF)
```

```
2FFFC3Ch 4
              Frame Counter maybe? (eg. 1F 01 00 00 in cooking coach)
2FFFC40h 2
               Boot Indicator (0001h=normal; required for some NDS games)
2FFFC42h 3Eh
              Not used (zero)
2FFFC80h 70h
              Wifi FLASH User Settings (fmw[newest user settings])
2FFFCF0h 4
                          (3D 00 01 6E) (update counter and crc16 ?)
2FFFCF4h 6
              Wifi MAC Address (00 23 CC xx xx xx) (fmw[036h])
              Wifi Channels (usually 1041h = ch1+7+13) (based on fmw[03Ch])
2FFFCFAh 2
2FFFCFCh 4
               Zero
2FFFD00h 68h
              Zerofilled
2FFFD68h 4
              Bitmask for Supported Languages (3Eh for Europe);\
2FFFD6Ch 4
              Unknown (00,00,00,00)
                                                               : from
              Console Region (0=JP,1=US,2=EU,3=AU,4=CHN,5=KOR); HWINFO S.dat
2FFFD70h 1
2FFFD71h 12
               Serial/Barcode (ASCII, 11-12 characters)
2FFFD7Dh 3
               ? (00 00 3C)
                                                               ;/
2FFFD80h 0Ch
              Zerofilled
              ARM9 debug exception stack (stacktop 2FFFD9Ch)
2FFFD8Ch 10h
2FFFD9Ch 4
              ARM9 debug exception vector (020D3E64h)
2FFFDA0h 4
              02F80000h
2FFFDA4h 4
              02FFA674h
2FFFDA8h 4
               00000000h zero
                                                        : start addresses?
2FFFDACh 4
              01FF86E0h itcm?
2FFFDB0h 4
               027C00C0h
2FFFDB4h 4
              02FFF000h
2FFFDB8h 4
               03040000h wram?
2FFFDBCh 4
               03800000h wram?
2FFFDC0h 4
              0380C3B4h wram?
2FFFDC4h 4
               02F80000h
              02FFC000h ptr to DSi Full Cart Header
2FFFDC8h 4
              00000000h zero
02000000h ram bottom?
2FFFDCCh 4
                                                       : end addresses?
2FFFDD0h 4
                                                       : (for above nine
                                                       ; start addresses)
2FFFDD4h 4
              027C0780h
2FFFDD8h 4
              02FFF680h
2FFFDDCh 4
              03040000h wram?
              03800000h wram?
2FFFDE0h 4
2FFFDE4h 4
              0380F780h wram?
2FFFDE8h 4
              RTC Date at Boot (BCD) (yy,mm,dd,XX) (XX=maybe day-of-week?)
              RTC Time at Boot (BCD) (hh,ss,mm,0) (hh.bit6=maybe PM or 24h?)
2FFFDECh 4
              Initial ARM7 Port 4004008h bits (13FBFB06h) (SCFG EXT)
2FFFDF0h 4
              Initial ARM7 Port 40040xxh bits (C4h)
2FFFDF4h 1
                                                           (SCFG xxx)
2FFFDF5h 1
              Initial ARM7 Port 400400xh bits (F0h)
                                                           (SCFG xxx)
2FFFDF6h 2+2
              Zerofilled
              Warmboot Flag (bptwl[70h] OR 80h, ie. 80h=cold or 81h=warm)
2FFFDFAh 1
2FFFDFBh 1
               01h
              Pointer to TWLCFGn.dat (usually 2000400h) (or 0=2000400h)
2FFFDFCh 4
2FFFE00h 160h Short Cart header (unlike NDS, only 160h, not 170h)
```

```
2FFFF60h A0h
                Zerofilled
 37FA414h
                "nand:/title/....app" <-- [1D4h]+3C0h (without Device List!)
380C400h 22E4h BIOS Keys (as from Boot Stage 1, see there)
 380F010h 10h
                AES key for dev.kp (E5,CC,5A,8B,...) (optional/for launcher)
 380F600h 200h DSi7 bootstrap relict (at 3FFF600h aka mirrored to 380F600h)
                DSi7 IRQ IF2 Check Bits (hardcoded RAM address) (DSi only)
 380FFC0h 4
 380FFC4h 4
                DSi7 SCFG EXT setting
 380FFC8h 2
                DSi7 SCFG misc bits
 380FFDCh ...
                DSi7 Debug Stacktop / Debug Vector (0=None)
 380FFF8h 4
                DSi7 IRQ IF Check Bits (hardcoded RAM address)
 380FFFCh 4
                DSi7 IRO Handler (hardcoded RAM address)
                ARM7i and ARM9 bootcode can be loaded WHERE and WHERE?
 cart header[1D4h] 400h SD/MMC Device List ARM7 RAM; initialized by firmware
Initial state after DSi BIOS ROM bootcode (when starting eMMC bootcode) requires only a few memory blocks in ITCM, ARM7 WRAM, and AES keyslots:
                BIOS Kevs from FFFF87F4h (C3 02 93 DE ...) Whatever. 8x80h RSA?
 1FFC400h 400h
                BIOS Kevs from FFFF9920h (30 33 26 D5 ...) Whatever
 1FFC800h 80h
 1FFC880h 14h
                Whatever, should/may be zerofilled?
 1FFC894h 1048h BIOS Keys from FFFF99A0h (99 D5 20 5F ...) Blowfish/NDS-mode
 1FFD8DCh 1048h BIOS Keys from FFFFA9E8h (D8 18 FA BF ..) Blowfish/unused?
 3FFC400h 200h BIOS Keys from 00008188h (CA 13 31 79 ...) Whatever, 32x10h AES?
 3FFC600h 40h
                BIOS Keys from 0000B5D8h (AF 1B F5 16 ..) Whatever, AES?
 3FFC640h 14h
                Whatever, must be zerofilled
 3FFC654h 1048h BIOS Keys from 0000C6D0h (59 AA 56 8E ..) Blowfish/DSi-mode
 3FFD69Ch 1048h BIOS Keys from 0000D718h (54 86 13 3B ..) Blowfish/unused?
                eMMC Info (to be relocated to 2FFD7BCh, see there for details)
 3FFE6E4h 44h
                AES Key0.X ("Nintendo") for modcrypt
 4004450h 8
                AES Key1.X (CPU/Console ID and constants) for dev.kp and Tad
 4004480h 10h
 40044xxh ?
                AES Key2... (?)
                AES Key3.X/Y (CPU/Console ID and constants) for eMMC
 40044E0h 1Ch
                Warmboot Info (optional, passed on to Launcher)
 2000300h 20h
```

BIOS Dumping

BIOSes

```
GBA BIOS 16K (fully dumpable)
NDS7 BIOS 16K (fully dumpable)
NDS9 BIOS 4K (fully dumpable)
DSi7 BIOS 64K (about 41K dumpable)
DSi9 BIOS 64K (about 41K dumpable)
DSiWifi BIOS 80K on older DSi (fully dumpable)
DSiWifi BIOS Unknown size on newer DSi (probably fully dumpable)
3DSWifi BIOS Unknown size on 3DS (probably fully dumpable)
```

GBA BIOS

Contains SWI Functions and Bootcode (for starting cartridges, or booting via Serial Port). The GBA BIOS can be read only by opcodes executed in BIOS area, for example, via the MidiKey2Freq function (most other SWI Functions (like CpuSet) are refusing source addresses within BIOS area).

NDS BIOSes

Contains SWI Functions and Bootcode (for booting from SPI Bus Firmware FLASH memory). The NDS9 BIOS can be dumped without restrictions (eg. via CpuSet, or via LDR opcodes in RAM). The NDS7 BIOS has same restrictions as GBA, ie. reading works only by BIOS opcodes, and not by functions like CpuSet. The GetCRC16 functions does work though (at least for memory at 1204h..3FFFh). As an additional obstacle, memory at 0000h..1203h (that memory does mainly contain data, but some of the data values can serve as THUMB LDR opcodes). For details see: DS Memory Control - BIOS

Note: DSi consoles are containing a copy of the NDS BIOSes, but with BIOSPROT set to 0020h (even when running in NDS mode), so the first 20h bytes of the DSi's NDS7 BIOS aren't dumpable (except via tracing, see below), that 20h bytes should be just same as on original NDS7 though.

DSi BIOSes - Lower 32K-halves (SWI Functions)

The lower 32K of DSi9 doesn't have any restrictions. The lower 32K of DSi7 has similar restrictions as NDS7, but with BIOSPROT set to 0020h (instead of 1204h), this is making it more easy to dump memory at 0020h..7FFFh (eg. via GetCRC16), but makes it impossible to dump the exception vectors at 0000h..001Fh, however, they can be deduced by tracing (with timer IRQs):

```
:dsi7 reset vector
ROM:00000004h EA000006 b 24h
                             ;dsi7 undef handler
ROM:00000008h EA00001F b 8Ch
                             ;dsi7 swi handler
ROM:0000000Ch
             EA000004 b 24h
                             ;dsi7 prefetch abort handler
ROM:00000010h EA000003 b 24h
                             ;dsi7 data abort handler
ROM: 00000014h EAFFFFFE b 14h
                             ;reserved vector
ROM: 00000018h EA000013 b 6Ch
                             :dsi7 ira handler
ROM: 0000001Ch EA000000 b 24h
                             dsi7 fig handler;
```

Aside from branch opcodes, above could theoretically contain ALU opcodes that modify R15 (but that would be very unlikely, and would make no difference).

DSi BIOSes - Upper 32K-halves (Bootcode, for booting from eMMC memory)

The upper 32K of the DSi9 and DSi7 BIOSes are locked at some point during booting, and there's no known way to dump them directly. However, portions of that memory are relocated to RAM/TCM before locking, and that relocated copies can be dumped.

On a DSi, the following DSi ROM data can be dumped (originally done via Main Memory hacks, ie. with complex external hardware soldered to the mainboard, but it's now also possible via Unlaunch.dsi exploit):

```
ROM:FFFF87F4h / TCM:1FFC400h (400h) (C3 02 93 DE ..) Whatever, 8x80h RSA? ROM:FFFF9920h / TCM:1FFC800h (80h) (30 33 26 D5 ..) Whatever ROM:FFFF99A0h / TCM:1FFC894h (1048h) (99 D5 20 5F ..) Blowfish/NDS-mode ROM:FFFFA9E8h / TCM:1FFD8DCh (1048h) (D8 18 FA BF ..) Blowfish/unused? ROM:00008188h / RAM:3FFC400h (200h) (CA 13 31 79 ..) Whatever, 32x10h AES? ROM:0000B5D8h / RAM:3FFC600h (40h) (AF 1B F5 16 ..) Whatever, "common key"?
```

```
ROM:0000C6D0h / RAM:3FFC654h (1048h) (59 AA 56 8E ..) Blowfish/DSi-mode ROM:0000D718h / RAM:3FFD69Ch (1048h) (54 86 13 3B ..) Blowfish/unused?
```

On a 3DS, the following "DSi ROM data" can be dumped from the 2470h-byte DSi key area in 3DS memory at ARM9 ITCM 01FFD000h..01FFF46F (via 3DS exploits that are capable of executing code on ARM9 side):

```
ROM:FFFF87F4h / 3DS:01FFD000h 200h RSA key 0..3
ROM:00008308h / 3DS:01FFD200h 80h some AES keys
ROM:FFFF9920h / 3DS:01FFD280h 80h whatever
ROM:0000B5D8h / 3DS:01FFD300h 40h AES keys and values (common etc)
ROM:? / 3DS:01FFD340h A0h misc "Nintendo" string etc.
ROM:0000C6D0h / 3DS:01FFD3E0h 1048h Blowfish for DS:mode
ROM:FFFF99A0h / 3DS:01FFE428h 1048h Blowfish for DS-mode
```

The 3DS does have only half of the DSi keys (the extra keys might be used for DSi debug version, but aren't needed for normal DSi software).

The 40h-byte area for ROM:0000B5D8h can be fully dumped from 3DS ITCM, the same vales should also exist in DSi ITCM, but the DSi zerofills a 10h-byte fraction of that area after initialization, and it doesn't seem be possible to read that values via Main Memory hacks (most of that erased values can be found in AES keyslots though).

The A0h-byte area is found only in 3DS ITCM, it should also exist somewhere in DSi ROM, but isn't relocated to DSi ITCM (however, the relevant values can be found in AES keyslots, eg. the "Nintendo" string).

Checksums for BiosDSi.rom (20000h bytes)

```
Offset Size CRC32
00000h 8000h 5434691Dh
08000h 188h ?
08188h 180h E5632151h (not 3ds)
08308h 80h
             64515306h
08388h 3250h ?
0B5D8h 20h
            85BE2749h
                                       ARM7
                       (3ds only)
0B5F8h 10h
             25A46A54h
0B608h 10h
             E882B9A9h
0B618h 10B8h ?
0C6D0h 1048h 3B5CDF06h
0D718h 1048h 5AC363F9h (not 3ds)
0E860h 18A0h ?
10000h 8000h 11E7C1EAh
18000h 7F4h ?
187F4h 200h 4405D4BAh
189F4h 200h 2A32F2E7h (not 3ds)
                                       ARM9
18BF4h D2Ch
19920h 80h
             2699A10Fh
199A0h 1048h A8F58AE7h
1A9E8h 1048h E94759ACh (not 3ds)
1BA30h 45D0h ?
            180DF59Bh (3ds only)
                                     ;-whatever, "Nintendo" string etc.
       A0h
       80h
                                     ;-RSA key for eMMC boot info
             .....h (TWL-FIRM)
```

Checksums for the 'whole' 20000h-byte file (with unknown/missing areas zerofilled):

180DF59Bh (tcm/ram dump) (missing 10h bytes)

03A21235h (3ds dump) (missing 180h+200h+1048h+1048h bytes) CDAA8FF6h (combined dump) (missing only the unknown "?" areas)

DSiWifi BIOS

The Wifi BIOS can be dumped by using the WINDOW_DATA register via SDIO CMD53.

Further DSi BIOSes

The DSi cameras and several other I2C/SPI devices are probably having BIOS ROMs, too. Unknown if/how that ROMs are dumpable.

DSi BIOS Dumping via voltage errors

Lowering VDD12 for a moment does work quite reliable for crashing the ARM9 and trapping the 2FFFD9Ch vector in Main RAM. The problem is that Main RAM seems to be disabled during bootstage 1 (it gets enabled at begin of bootstage 2 via EXMEMCNT, that is, shortly after the upper BIOS 32Kbyte areas are disabled). More on that here:

http://4dsdev.kuribo64.net/thread.php?id=130

One theory/idea (from dark_samus) is that EXMEMCNT controls the CE2 pin on the Main RAM chip, so one could try to rewire that pin to get Main RAM enabled regardless of EXMEMCNT, if that's actually working, then trapping the 2FFFD9Ch vector should work even while BIOS ROMs are fully readable.

External Connectors

External Connectors

AUX GBA Game Pak Bus

AUX DS Game Card Slot

AUX Link Port

AUX Sound/Headphone Socket and Battery/Power Supply

AUX DSi SD/MMC Pin-Outs

Getting access to Internal Pins

AUX Opening the GBA

AUX Mainboard

AUX DSi Component Lists

AUX DSi Internal Connectors

AUX DSi Chipset Pinouts

More Internal Stuff

Pinouts - CPU - Signal Summary

Pinouts - CPU - Pinouts

Pinouts - Audio Amplifiers

Pinouts - LCD Cables

Pinouts - Power Switches, DC/DC Converters, Reset Generators

<u>Pinouts - Wifi</u> <u>Pinouts - Various</u>

Xboo Multiboot Cable

AUX Xboo PC-to-GBA Multiboot Cable

AUX Xboo Flashcard Upload

AUX Xboo Burst Boot Backdoor

DS Xboo

AUX GBA Game Pak Bus

Game Pak Bus - 32pin cartridge slot

The cartridge bus may be used for both CGB and GBA game paks. In GBA mode, it is used as follows:

```
Pin
      Name
              Dir Expl.
                   Power Supply 3.3V DC
1
      VDD
2
      PHI
                   System Clock (selectable none, 4.19MHz, 8.38MHz, 16.78MHz)
3
                   Write Select
                                 ;\latched address to be incremented on
      /WR
4
                                   ;/rising edges of /RD or /WR signals
      /RD
                   Read Select
5
                   ROM Chip Select ;-A0..A15 to be latched on falling edge
      /CS
                                         and/or 16bit ROM-data (see below)
6-21
      ADO-15 I/O lower 16bit Address
22-29 A16-23 I/O upper 8bit ROM-Address or
                                                 8bit SRAM-data (see below)
                   SRAM Chip Select
30
      /CS2
                   Interrupt request (/IREQ) or DMA request (/DREQ)
31
      /RE0
              Ι
32
      GND
                   Ground OV
```

When accessing game pak SRAM, a 16bit address is output through AD0-AD15, then 8bit of data are transferred through A16-A23.

When accessing game pak ROM, a 24bit address is output through AD0-AD15 and A16-A23, then 16bit of data are transferred through AD0-AD15.

The 24bit address is formed from the actual 25bit memory address (byte-steps), divided by two (halfword-steps).

Pin Pitch is 1.5mm.

8bit-Gamepak-Switch (GBA, GBA SP only) (not DS)

A small switch is located inside of the cartridge slot, the switch is pushed down when an 8bit cartridge is inserted, it is released when a GBA cartridge is inserted (or if no cartridge is inserted).

The switch mechanically controls whether VDD3 or VDD5 are output at VDD35; ie. in GBA mode 3V power supply/signals are used for the cartridge slot and

link port, while in 8bit mode 5V are used.

The switch additionally drags IN35 to 3V when an 8bit cart is inserted, the current state of IN35 can be determined in GBA mode via Port 4000204h (WAITCNT), if the switch is pushed, then CGB mode can be activated via Port 4000000h (DISPCNT.3), this bit can be set ONLY by opcodes in BIOS region (eg. via CpuSet SWI function).

In 8bit mode, the cartridge bus works much like for GBA SRAM, however, the 8bit /CS signal is expected at Pin 5, while GBA SRAM /CS2 at Pin 30 is interpreted as /RESET signal by the 8bit MBC chip (if any). In practice, this appears to result in 00h being received as data when attempting to read-out 8bit cartridges from inside of GBA mode.

AUX DS Game Card Slot

```
Dir Name Connection in cartridge
                 (ROM all unused Pins, EEPROM Pin 4 = VSS)
           GND
                 (4MB/s, ROM Pin 5, EEPROM Pin 6 = CLK)
      Out CLK
                 (ROM Pin 17) (Seems to be not connected in console)
      Out /CS1 (ROM Pin 44) ROM Chipselect
      Out /RES
                 (ROM Pin 42) Reset, switches ROM to unencrypted mode
                 (EPROM Pin 1) EEPROM Chipselect
      Out /CS2
           IRQ
                 (GND)
                 (ROM Pins 2, 23, EEPROM Pins 3,7,8 = /W,/HOLD,VCC)
           3.3V
   d I/O D0
                 (ROM Pin 18)
10
   o I/0
          D1
                 (ROM Pin 19)
11
      I/0
          D2
                 (ROM Pin 20)
12
   C I/0
          D3
                 (ROM Pin 21)
13
   0 I/0
                 (ROM Pin 24)
          D4
   1 I/0 D5
                 (ROM Pin 25)
   - I/O D6
                 (ROM Pin 26, EEPROM Pin 2 = Q = Data EEPROM to NDS)
15
                 (ROM Pin 27, EEPROM Pin 5 = D = Data NDS to EEPROM)
   0 I/O D7
                 (ROM all unused Pins, EEPROM Pin 4 = VSS)
17 1 -
           GND
```

Chipselect High-to-Low transitions are invoking commands, which are transmitted through data lines during next following eight CLK pulses, after the command transmission, further CLK pulses are used to transfer data, the data transfer ends at chipselect Low-to-High transition.

Data should be stable during CLK=LOW period throughout CLK rising edge.

Note: Supply Pins (1,8,17) are slightly longer than other pins. Pin pitch is 1.5mm.

The DS does also have a 32pin cartridge slot, that slot is used to run GBA carts in GBA mode, it can be also used as expansion port in DS mode.

AUX Link Port

Serial Link Port Pin-Out (GBA:"EXT" - GBA SP:"EXT.1")

Pin	Name	Cable	
1	VDD35	N/A	GBA Socket GBA Plug Old "8bit" Plug
2	S0	Red	· ·
3	SI	0range	2 4 6 /2 4 6 \ 2 4 6
4	SD	Brown	_1_ 3 _5_/ _1_ 3 _5_/ _1_ 3_ 5_/
5	SC	Green	
6	GND	Blue	Socket Outside View / Plug Inside View
Shie	ld	Shield	• •

Note: The pin numbers and names are printed on the GBA mainboard, colors as used in Nintendo's AGB-005 and older 8bit cables.

Serial Link/Power Supply Port (GBA-Micro: "EXT.")

1	In	DC	(Supply 5.2VDC)	
2	0ut	٧3	(SIO 3.3VDC)	1 2 3 4 5 6 7 8
3	I/0	S0	(SIO RCNT.3)	==============
4	I/0	SI	(SIO RCNT.2)	\/
5	I/0	SD	(SIO RCNT.1)	
6	I/0	SC	(SIO RCNT.0)	
7	0UT	DG	(SIO GROUND)	
8	In	DG	(Supply GROUND)	
_	_	_	(Shield not conn	nected)

Cable Diagrams (Left: GBA Cable, Right: 8bit Gameboy Cable)

Big Plug	Middle Socket	Small Plug	Plug 1	Plug 2
SI		SI	SI	SI
S0	S0	S0	S0	> <s0< td=""></s0<>
GND	GND	GND	GND	GND
SD	SD_	SD	SD	SD
SC	SC	SC	SC	SC
Shield_	Shield	Shield	Shield_	Shield

Normal Connection

Just connect the plugs to the two GBAs and leave the Middle Socket disconnected, in this mode both GBAs may behave as master or slave, regardless of whether using big or small plugs.

The GBA is (NOT ???) able to communicate in Normal mode with MultiPlay cables which do not have crossed SI/SO lines.

Multi-Play Connection

Connect two GBAs as normal, for each further GBAs connect an additional cable to the Middle socket of the first (or further) cable(s), up to four GBAs may be connected by using up to three cables.

The GBA which is connected to a Small Plug is master, the slaves are all connected to Large Plugs. (Only small plugs fit into the Middle Socket, so it's not

possible to mess up something here).

Multi-Boot Connection

MultiBoot (SingleGamepak) is typically using Multi-Play communication, in this case it is important that the Small plug is connected to the master/sender (ie. to the GBA that contains the cartridge).

Non-GBA Mode Connection

First of all, it is not possible to link between 32bit GBA games and 8bit games, parts because of different cable protocol, and parts because of different signal voltages.

However, when a 8bit cartridge is inserted (the GBA is switched into 8bit compatibility mode) it may be connected to other 8bit games (monochrome gameboys, CGBs, or to other GBAs which are in 8bit mode also, but not to GBAs in 32bit mode).

When using 8bit link mode, an 8bit link cable must be used. The GBA link cables won't work, see below modification though.

Using a GBA 32bit cable for 8bit communication

Open the middle socket, and disconnect Small Plugs SI from GND, and connect SI to Large Plugs SO instead. You may also want to install a switch that allows to switch between SO and GND, the GND signal should be required for MultiPlay communication only though.

Also, cut off the plastic ledge from the plugs so that they fit into 8bit gameboy sockets.

Using a GBA 8bit cable for 32bit communication

The cable should theoretically work as is, as the grounded SI would be required for MultiPlay communication only. However, software that uses SD for Slave-Ready detection won't work unless when adding a SD-to-SD connection (the 8bit plugs probably do not even contain SD pins though).

AUX Sound/Headphone Socket and Battery/Power Supply

GBA, GBA-Micro, NDS, and NDS-Lite: Stereo Sound Connector (3.5mm, female)

The NDS socket doesn't fully match regular 3.5mm plugs, one needs to cut-off a portion of the DS case to be able to fully insert the plug, which still requires a lot of pressure, furthermore, when fully inserted, left/right become shortcut to mono, so one needs to pull-back the plug a bit to gain stereo output.

GBA SP and NDS - Power/Headphone Socket (EXT.2)

 Pin SP NDS Expl.

 1 P31 SL Audio LOUT

 2 P32 VIN Supply Input (DC 5.2V)
 SW 5 ____ 1 | SI

 3 P33 SR Audio ROUT
 | ---- | ---- |

 4 P34 SG Audio GND (via 100uF to GND)
 | _6_4 3_2 |

5 P35 SW Audio Speaker Disable (GND=Dis) GND SG_/SR VIN 6 GND Supply GND Shield GND

External power input is used to charge the built-in battery, it cannot be used to run the SP without that battery.

NDS-Lite - Power Socket

Pin Expl.

1 Supply Input (DC 5.2V) / ===== \
2 Supply GND GND | _2_1_ | VIN

GBA-Micro - Power Socket

Uses an 8pin socket (which combines SIO and Power), for pin-outs, see AUX Link Port

External Power Supply

GBA: DC 3.3V (no separate power socket, requires 2xAA-battery-shaped adapter) GBA-SP/NDS: DC 5.2V (or DC 5V) (special connector on power/headphone socket) NDS-Lite: DC 5.2V (or DC 5V) (another special connector on power socket)

Internal Battery Supply

GBA: 2xAA (3V)

GBA-SP: Li-ion 3.7V, 600mAh (built-in, recharge-able) GBA-Micro: Li-ion 3.8V, 460mAh (built-in, recharge-able) NDS: Li-ion 3.7V, 850mAh (built-in, recharge-able)

NDS-Lite: Li-ion 3.7V, 1000mAh (built-in, recharge-able)

Using PC +5V DC as Power Supply

Developers whom are using a PC for GBA programming will probably want to use the PC power supply (gained from disk drive power supply cable) for the GBA as well rather than dealing with batteries or external power supplies.

GBA: To lower the voltage to approximately 3 Volts use two diodes, type 1N 4004 or similar, the ring printed onto the diodes points towards the GBA side, connected as such:

PC +5V (red) ------|>|---|>|----- GBA BT+ PC GND (black) ----- GBA BT-

GBA SP, GBA Micro, NDS, and NDS-Lite: Works directly at +5V connected to EXT.2 socket (not to the internal battery pins), without any diodes.

AUX DSi SD/MMC Pin-Outs

SD/MMC Transfer Modes

Transfer Modes	SPI-Mode	1-bit-Bus	4-bit-Bus	SDI0
MMC Cards	Optional	Yes	MMCplus	No
SD Cards	Yes	Yes	Optional??	Optional

Note: SDIO is an extension to the SD protocol, allowing to access other non-memory-card hardware (such like cameras or network adaptors) via SD connectors. Note: Original MMC cards don't support 4-bit bus, but there are revisions like MMCplus and MMCmobile (with extra pin rows) which do support 4-bit and 8bit bus.

SD/MMC Pin-Outs

MMC	MMCplus	SD	miniSD	microSD	SPI-Mode	1-bit-Bus	4-bit/8bit-Bus
1	1	1	1	2	/CS	CardDetect	Data3
2	2	2	2	3	DataIn	CMD/REPLY	CMD/REPLY
3	3	3	3		GND	GND	GND
4	4	4	4	4	VDD	VDD	VDD
5	5	5	5	5	CLK	CLK	CLK
6	6	6	6	6	GND	GND	GND
7	7	7	7	7	DataOut	Data	Data0
	8	8	8	8	/IRQ (SDIO)	/IRQ (SDIO)	Data1 or /IRQ (SDIO)
	9	9	9	1	NC	NC	Data2
	10				NC	NC	Data4 ;\
	11				NC	NC	Data5 ; MMCplus
	12				NC	NC	Data6 ; 8bit
	13				NC	NC	Data7 ;/
			10		Reserved	Reserved	Reserved
			11		Reserved	Reserved	Reserved

Moreover, the card sockets (not the cards themselves) are usually containing a Card Detect switch, and, for SD card sockets, also a write protect switch:


-- -- CD CD CD Card Detect (senses if card is inserted)


-- -- CD CD CD Card Detect (senses if card is inserted)
-- --- WP -- -- Write Protect (senses position of LOCK tab)

Note that the LOCK tab on SD cards is just a small piece of plastic without any electronics attached to it, the actual switch/sensor is located in the SD card socket (ie. the LOCK works much like the write-protect tabs on audio tapes, video tapes, and floppy discs).

Card detect can be an actual switch (however, some sockets are simply having dual contacts for Pin 3 (GND), one being GND, and the other becoming GNDed when a cartridge is inserted).


SD/MMC Card Shapes






SD/MMC Signals for on-board eMMC chip on DSi Mainboard "C/TWL-CPU-01"

Below are the required eMMC signals. Low-end hardware may get away with using Data0 as single data line (eg. small microprocessors with few I/O pins), but higher quality hardware should support 4bit data mode (eg. off-the-shelve SD card interfaces may insist on all four data lines being connected). Data3 (aka CardDetect) might be also needed even in 1bit data mode.





The KMAPF0000M chip does probably NOT support SPI mode, and it does probably support only MMC protocol (not SD protocol). That, assuming that the chip does have similar capabilities as in KMCEN0000M datasheet (there's no KMAPF0000M datasheet online).

Soldering Notes

Connect CLK/CMD to the pins on right side of R113/R94 (as shown in the drawing). Connect Data3/0/1/2 to the LOWER pins of RA4 (unlike as shown in the drawing, ie. NOT to the upper pins), or alternately, connect them to the four vias below of RA4. Connect GND somewhere to shielding plate, for example. My own setup is: A 8pin ribbon cable soldered to a spare SD-to-SDmicro adapter (used as connector for SD/MMC slots), the ribbon cable is wired to a small circuit board, which is soldered to the shielding of the DSi's game cartridge slot (just for mechanical stability). Next, some fragile wires are forwarded from the circuit board to the actual mainboard pins.

Software Notes

Remove the DSi wifiboard (not absolutely required, but doing so will hang the DSi before accessing the eMMC, which ensures that the eMMC won't be accessed simultaneously by the DSi and PC). Switch on the DSi. Connect it to SD/MMC card reader. Under Windows, the eMMC should show up as MMC-storagedevice in Windows Explorer (alongsides with your HDD drives), due to the encryption it isn't possible to access the filesystem or logical partitions of the chip. However, the physical sectors can be accessed.

For example, using HxD hex editor: Click Extras, Open Disk, and select the MMC (in HxD it shows up under Physical Discs: as Removeable Disk). Click Edit, Select All, Copy. Click File, New. Then Edit, Paste. And finally File, Save As for saving an image of the whole 240MByte FLASH chip.

I've tried accessing the eMMC on two PCs, one worked, the other didn't:

```
Win98 with External Card reader: Windows didn't recognize the MMC chip Win7 with External Card reader: Okay (recognized as "unformatted" disk) Win7 with Internal Card reader: Okay (recognized as "unformatted" disk)
```

For testing the Operating System/Card Reader side: Connect a normal SD card to the card reader. If HxD is showing it as both Logical Disc and Physical Disc, then you are fine. If it shows up as Logical Disc only, then your setup won't work for accessing the eMMC chip.

AUX Opening the GBA

Since Nintendo uses special screws with Y-shaped heads to seal the GBA (as well as older 8bit gameboys), it's always a bit difficult to loosen these screws.

Using Screwdrivers

One possible method is to use a small flat screwdriver, which might work, even though it'll most likely damage the screwdriver.

Reportedly, special Y-shaped screwdrivers for gameboys are available for sale somewhere (probably not at your local dealer, but you might find some in the internet or elsewhere).

Destroying the Screws

A more violent method is to take an electric drill, and drill-off the screw heads, this might also slightly damage the GBA plastic chase, also take care that the metal spoons from the destroyed screws don't produce shortcuts on the GBA mainboard.

Using a selfmade Screwdriver

A possible method is to take a larger screw (with a normal I-shaped, or X-shaped head), and to cut the screw-tip into Y-shape, you'll then end up with an "adapter" which can be placed in the middle between a normal screwdriver and gameboy screws.

Preferably, first cut the screw-tip into a shape like a "sharp three sided pyramid", next cut notches into each side. Access to a grinding-machine will be a great benefit, but you might get it working by using a normal metal-file as well.

Opening the GBA Micro

- open the case with appropriate screwdriver or drilling machine or whatever
- remove the plastic front-plate (there are two snap-ins inside at ONE side)
- remove the mainboard and screen and plastic skeleton from the metal case
- remove the start/select daughter-board from the plastic skeleton
- remove the plastic skeleton (move the screen through the skeleton)
- remove the screen (lift lcd socket front-side, backlight socket rear-side)

Opening the NDS-Lite

- open the case with appropriate screwdriver or drilling machine or whatever
- remove the RFU unit, and the 4-pin touch-screen cable (under the RFU unit)
- remove the mainboard together with the lower screen
- remove the upper/lower screen cables (on the rear-side of the mainboard)

AUX Mainboard

Other possibly useful signals on the mainboard...

FIQ Signal

The FIQ (Fast Interrupt) signal (labeled FIQ on the mainboard) could be used as external interrupt (or debugging break) signal.

Caution: By default, the FIQ input is directly shortcut to VDD35 (+3V or +5V power supply voltage), this can be healed by scratching off the CL1 connection located close to the FIQ pin (FIQ still appears to have an internal pull-up, so that an external resistor is not required).

The GBA BIOS rejects FIQs if using normal ROM cartridge headers (or when no cartridge is inserted). When using a FIQ-compatible ROM header, Fast Interrupts can be then requested by pulling FIQ to ground, either by a push button, or by remote controlled signals.

RESET Signal

The RESET signal (found on the mainboard) could be used to reset the GBA by pulling the signal to ground for a few microseconds (or longer). The signal can be directly used (it is not shortcut to VDD35, unlike FIQ).

Note: A reset always launches Nintendo's time-consuming and annoying boot/logo procedure, so that it'd be recommend to avoid this "feature" when possible.

Joypad Signals

The 10 direction/button signals are each directly shortcut to ground when pressed, and pulled up high otherwise (unlike 8bit gameboys which used a 2x4 keyboard matrix), it'd be thus easy to connect a remote keyboard, keypad, joypad, or read-only 12bit parallel port.

AUX DSi Component Lists

DSi Mainboard "C/TWL-CPU-01" Components

```
U1 352pin
            CPU TWL
                          (under shielding plate)
                                                                     ;\under
           RAM 8Mx16, Fujitsu MB82DBS08164D-70L, NEC uPD46128512AF1 ;/shield
U2
    ?pin
            "TexasIns 72071B0" or "Mitsumi 3317A" (powerman?) (right of NAND)
U3
   56pin
U4
   48pin
            "AIC3000D, TI 89K, EXDK G4" (PAIC3 codec? above headphone socket)
    ?pin
           Samsung KMAPF0000M-S998 (eMMC, 256Mbyte NAND FLASH)
U5
U6
   36pin
            "BPTWL, K007K, 0902KM00D" (small/square, left of cartridge slot)
U7
            "AOK, S8BXS" (ISL95810, i2c potentiometer)
    4pin
                                                               :\on PCB
            "7BDS" (PCA9306, i2c voltage translator)
                                                               :/backside
U8
    4pin
            "199A, 01IU" (Seiko S-35199A01) (RTC) ;under shielding plate (A)
U9 12pin
            "6800" or "688F" Hinge Magnet Sensor (PCB backside, near A/B/X/Y)
U10 4pin
            ",\\ 908, 335A" or "2005D, 8350" (right of cartridge slot)
U11 10pin
            "L8NX" or "C7JHN" (upper-right of PCB back-side) ;text laver (B)
U12 5pin
           Backlight 1, "U01" or "KER" ;\lower-right board edge
U13 5pin
           Backlight 2, "U01" or "KER" ;/see text-layer (B)
U14 5pin
U15 4pin
            ",\\ T34" (near external power input)
U16
            N/A
           "VY" or "Z198" (in lower-right, on PCB backside)
U17
    6pin
U18
    6pin
            "YJ" (above headphone socket)
            "E30H6" or "L2SX" (at lower right of cartridge slot)
U19
    5pin
           external power supply related
01
     6pin
```

```
N/A ?
Q2
     pin
03
     6pin
            ... above battery plug
           maybe MUTE for SR ;\old TWL-CPU-01 mainboard only
Q4
     3pin
Q5
     3pin
           maybe MUTE for SL ;/(replaced by Q17?/Q18? on newer boards)
06
            MC1 VDD power ON (supply)
     6pin
07
           MC1 VDD power OFF (pulldown)
     3pin
Q8
     pin
            N/A?
09
            N/A ?
     pin
Q10
     pin
            N/A?
Q11
    3pin
            BLUE (LED) ;\LEDs (note: the other LEDs, ORANGE
                               and YELLOW, are driven directly)
Q12
    3pin
            YELLOW (LED) ;
013 3pin
            CAM LED
                        :/
Q14 3pin
            not installed (above powerman chip)
Q15 3pin
           not installed (above powerman chip)
Q16 3pin
            VDD-5 related, near DPAD socket
Q17? 6pin
           maybe MUTE ;\ ;\new TWL-CPU-10 mainboard only
018? 6pin
           maybe MUTE ;/ ;/(formerly Q4/Q5 on older boards)
           16.756 (rectangular oscillator)
                                              ;\under shielding plate
Х1
     4pin
           CB837 or CB822 (long slim osc) for RTC? ;/text layer: see (A)
X2
     4pin
F1
     2pin
            Fuse for external power input
SW1 2pin
            Button A (right)
SW2 2pin
           Button B (lower)
SW3 2pin
           Button X (upper)
SW4 2pin
            Button Y (left)
SW5
    2pin
            Button Select (lower)
   2pin
            Button Start (upper)
SW6
P1 19pin
           NDS/DSi cartridge slot (17pin slot + 2pin switch at right side)
P2
            N/A
Р3
           N/A
P4
           External microphone/headphone combo socket
     8pin
P5
   50pin
           Wifi-Daughterboard
P6
           N/A
P7
   47pin
           To UPPER lcd screen (video+backlight+speakers) (on PCB backside)
           To LOWER lcd screen (video signals)
P8 37pin
P9 25pin
           To UPPER lcd screen (signals for both cameras, and camera led)
P10 4pin
           To LOWER lcd screen (touchpad X-,Y-,X+,Y+)
P11 2pin
           External Power Supply input (4.6V DC IN)
P12
            N/A
P13
            N/A
P14
           N/A
           To battery/DPAD/PowerButton board (and onwards to 3xLEDs)
P15 15pin
P16 26pin
           To bottom cover (SD Slot and L/R/VOL+/- buttons)
P17 2pin
           Battery cable (lower-right) ;see text-layer (B)
P18 4pin
           To LOWER lcd screen (backlight cathode/anode)
           Shielding-Plate for CPU (lower clip)
P19 1pin
```

```
Shielding-Plate for CPU (upper clip)
 P20 1pin
 P21 1pin
             Shielding-Plate for CPU (right clip)
 P22
              N/A
 P23 2pin
             To Internal Microphone (via orange shielded wire)
DSi Front/bottom-Side Text Layer sections (in upper left of mainboard)
  (A) For components underneath of shielding plate
  (B) For components in lower-right board edge (near battery connector)
  (C) For components at middle/right of cartridge slot
  (D) For components left of U4 (left board edge)
  (E) For components right of U4 (above headphone socket)
  (F) For components at lower/right of cartridge slot
DSi Back/top-Side Text Layer sections (at various places)
  (A) at top/middle, for components at upper right edge
  (B) at middle/left, for components near upper right edge
  (C) at lower/left, for components left of Y-button
  (D) at lower/righz, for components at right edge
DSi Wifi Daughterboard (DWM-W015) (old DSi version)
PCB Text: "RU ($)-717V 01 .\\" or "RU ($)-717V 03 .\\" or "FK RU 06 .\\"
     56pin "Mitsumi, Japan, 844L, MM3218" (same as in DS Lite)
    132pin "ROCm, Atheros, AR6002G-AC1B, E19077.1B, 0844, Taiwan"
       8pin I2C EEPROM "408F, B837" (HN58X2408F; 1Kx8 for atheros calibration)
      8pin SPI FLASH big chip "45PE10V6, HPASC VS, KOR 8364, ST" ;\either one
 U
       8pin SPI FLASH tiny chip "5A32, 8936?"
                                                                    :/installed
      8pin "4P, K" or "S6, K" (odd 3+1+3+1 pin package, near antenna)
       4pin "3VP, OT" or "3VB, OS" (at board edge, near 50pin connector)
       4pin "26.000, 9848" (bigger oscillator, for atheros chip)
      4pin "22.000, xxxx" (smaller oscillator, for mitsumi chip)
     50pin Connector to Mainboard
       2pin Connector for Antenna (shielded white cable)
The "3VP/3VP" thing is some 1.2V voltage regulator (sth like LP3983 or TPS799xx or similar).
White PCB sticker (underneath of the black isolation sticker): "DWM-W015, IC:4250A-DWMW015, FCC ID:EW4DWMW015, [R]003WWA080444,
[T]D080261003, MADE IN PHILIPINES, MITSUMI ELEC. CO., LTD."
DSi Wifi Daughterboard (DWM-W024) (new DSi XL version)
PCB Text: "FB RU 06 .\\"
     76pin "ROCm, Atheros, AR6013G-AL1C" (or 80pin, with 4pins at edges?)
       8pin I2C EEPROM? "4DA?, D940?"
                                        ;maybe i2c eeprom for atheros
       8pin SPI FLASH "5A32, 8937?" ;FLASH (small solder pads)
      8pin SPI FLASH not installed (alternate bigger solder pads for FLASH?)
      4pin "?" (at board edge, near 50pin connector)
      4pin "??" (oscillator, near ROCm chip)
```

```
P 50pin Connector to Mainboard
```

P 2pin Connector for Antenna (shielded white cable)

3DS Wifi Daughterboard (DWM-W028)

Component list is unknown. The thing is said to use a "Atheros AR6014" chip.

Later 3DS models have the Wifi unit (with AR6014G chip) on the mainboard (instead of using a removeable DWM board).

DSi Battery/DPAD Daughterboard "C/TWL-SUB-01"

```
TH1 2pin Battery Thermal Sensor maybe? (about 10k0hm at room temperature)
F1 2pin Battery Fuse
SW1 2pin DPAD Up Button
SW2 2pin DPAD Down Button
SW3 2pin DPAD Left Button
SW4 2pin DPAD Right Button
SW5 2pin Power/Reset Button
P1 15pin To Mainboard (P15) (button/led signals) (wire "15P-01")
P2 6pin To 3xLEDs
P3 3pin To battery (TWL-003 3.6V 840mAh 3Wh C/TWL-A-BP, Li-ion 00"
Wire 2pin To Mainboard (P17) (battery supply) (red=vcc, black=gnd)
```

DSi LED Board/Foil "LED-01, (DF)"

```
D 2pin Left LED ;-wifi
D 2pin Middle LED ;-charge
D 2pin Right LED 1 ;\power "two-color-LED"
D 2pin Right LED 2 ;/composed of 2 single LEDs
Wire 6pin To Battery/DPAD Daughterboard
```

DSi Lower Screen with Touchpad

```
Wire 4pin Touchpad
Wire 4pin Backlight (actually 2pins, each 2 pins are same)
Wire xxpin Video Signals
LCD "LS033A1DG48R, 8X16Q U0003986"
```

DSi Upper Screen with Speakers & Cameras & LED & Microphone

```
Orange Ribbon Cable: Video Signals, Backlight, and Speakers
Black Ribbon Cable: Cameras and Camera LED
Shielded Orange 2pin Wire: Microphone
Shielded White 2pin Wire: Wifi PCB Antenna
LCD "LS033A1DG38R, BX16Q L0005532"
The speakers use red/black wires, which connect to the orange ribbon cable
```

DSi Upper Screen Area Extra Components: Speakers & Cameras & LED & Microphone

Whatever, not checked yet **DSi Disassembly Notes Bottom Cover Screws:** 7 screws (two are under battery cover) Remove bottom cover, and: P16: To bottom cover (SD Slot and L/R/VOL+/-) --> pull (away from board) Remove Wifi Daughterboard: P5: Wifi-board (without cable) WHITE: Wifi-Antenna (shielded 2pin) --> pull (away from board) --> pull (away from wifi-board) Remove mainboard: ORANGE P24 (shielded 2pin) --> pull (away from board) --> lift (use screwdriver & push away from board) WHITE SUPPLY 3x bigger white/black connectors --> lift black lid (at cable-side) 2x smaller black connectors --> lift black lid (at cable-end) (!!!) Turn mainboard over, then unlock the connector at back side: 1x bigger white/black connector --> lift black lid (at cable-side) Remove Battery board: 1x smaller black connector --> lift black lid (at cable-end) (!!!) 1x bigger white/black connectors --> lift black lid (at cable-side) (don't disconnect bigger connector if the other cable end is already disconnected from mainboard) (or if you did do, reassemble as follows: longer cable end to battery board, short cable end to mainboard) 1x battery cable (disconnect at mainboard side, see there) Top Cover Disassembly: Disconnect upper LCD and mic/antenna from mainboard (see above) Remove 4 screws (all hidden under square rubber pieces) slide rear bezel upwards by two millimeters? push metal hinge inwards by three millimeters (under LED unit)

DSi Lower Case (SD Slot, L/R and VOL+/- Buttons, and screen calibration)

AUX DSi Internal Connectors

```
P1 - 19pin - NDS/DSi cartridge slot (17pin slot + 2pin switch at right side)

1 GND
2 MC1_CLK
3 -
```

4 MC1_CS 5 MC1 RES

```
MC1 CS2
     MC1 IREO
     MC1 VDD via 06 to VDD33 (cpu signal preamplified from 07)
     MC1_I00
 10 MC1 I01
 11
     MC1 I02
 12 MC1 I03
 13 MC1 I04
 14 MC1 I05
 15 MC1 I06
 16 MC1 I07
 17 GND
 18 MC1 DET
                       ;\switch closed when cart inserted
 19 GND
 Shield GND
P4 - 8pin - External microphone/headphone combo socket
 1 GND
           ;\
           ; head- ; headphone gnd/left/right
    SL
 2
 3
    SR
           ; phone :/
    GND
                   ;\headphone/speaker switch (pin 4+5 shortcut with each
                   ;/other when no headphone connected)
    HP#SP
          ;/
                 ;\microphone switch (pin6+7 shortcut when no mic connected)
    MIC
    Switch; mic;/(internal mic from P23 is then passed from pin7 to pin6)
 8
    GND
           ;/
P5 - 50pin - DSi Wifi-Daughterboard (DWM-W015, DWM-W024, or J27H020)
                          GND
                               2 1
                                       SDIO.CLK
                                                      ;\
                        VDD18
                                4 3
                                                      ; SDIO for
                                       GND
                                6 5
                        VDD18
                                       SDIO.DATO
                                                      : Atheros Wifi
                          GND
                               8 7
                                       SDIO.DAT3
                                                      ; (CLK, CMD, DATA0-3)
                        VDD33
                               10 9
                                       SDIO.DAT1
                        VDD33 12 11 SDIO.CMD
                          GND 14 13
                                       SDIO.DAT2
                     ATH TX H 16 15 DSi: NC (connected at wifi side!!!)
                    /WIFI RST 18 17
                                       DSi: NC (connected at wifi side?)
 NC (connected at wifi side?)
                               20 19
                                       GND
                               22 21 RTC FOUT (or RTC F32K?) ;for Atheros?
 NC (connected at wifi side?)
 NC (connected at wifi side?) 24 23
                                       GND
 IRO? (goes near CPU irg pins) 26 25 DSi: NC (wifi: via 0 ohm MM3218.pin47)
              /FLASH WP (R122) 28
                                   27
                                       SPI CS2 (wifi FLASH memory)
                                       ... to MM3218.pin42
                      SPI SCK 30 29
                     SPI \overline{M}ISO 32 31
                                       ... to MM3218.pin41
                                      ... to MM3218.pin38
                     SPI MOSI 34 33
```

```
to MM3218.pin15 ...
                               36 35
                                       ... to MM3218.pin37
                      WL RXPE
                               38
                                  37
                                       ... to MM3218.pin36
          to MM3218.pin19 ...
                               40
                                   39
                                       ... to MM3218.pin35
                          GND 42
                                  41
                                       ... to MM3218.pin34
                               44
                                  43
                                       ... to MM3218.pin28 (via 0 ohm) (+cap)
          to MM3218.pin21 ...
                                  45
                                       GND
          to MM3218.pin18 ...
                               46
                      WL_TXPE 48 47
                                      ... to MM3218.pin23 (via XX and CLxx)
                        RESET 50
                                   49
                                      GND
P7 - 47pin - To UPPER lcd screen (video+backlight+speakers) (on PCB backside)
                                               ;-backlight
                                       BLC2
                         BLA2
                                1 2
                         SPLN
                                3 4
                                       SPLN
                                               ;\left speaker
                         SPLP
                                5 6
                                       SPLP
                         SPRN
                                7
                                       SPRN
                                               ;\right speaker
                         SPRP
                                9 10
                                       SPRP
                        VDD-5 11 12
                                      VDD10
                         VDD5 13 14
                                       GND
                         VSHD 15 16
                                      VSHD
                                      GSP
                          INI 17 18
                          GCK 19
                                   20
                                      LDB20
                        LDB21 21
                                  22
                                      LDB22
                        LDB23 23
                                   24
                                      LDB24
                        LDB25 25
                                   26
                                      LDG20
                        LDG21 27
                                   28
                                      LDG22
                          GND 29
                                   30
                                      LDG23
                        LDG24 31
                                   32
                                      LDG25
                        LDR20 33
                                   34
                                      LDR21
                        LDR22 35
                                   36
                                      LDR23
                        LDR24 37
                                   38
                                      LDR25
                          GND 39
                                  40
                                      DCLK
                          SPL 41
                                  42
                                      LS
                          GND 43 44 via C79 to COM2
                          REV 45
                                  46 GND
                         COM2 47
P8 - 37pin - To LOWER lcd screen (video signals)
                                1 2
                        VDD-5
                                       VDD10
                         VDD5
                                3 4
                                       GND
                                5 6
                         VSHD
                                       VSHD
                                7
                                   8
                                       GSP
                          INI
                          GCK
                                9 10
                                       LDB10
                        LDB11
                               11 12
                                      LDB12
                               13
                                      LDB14
                        LDB13
                                  14
                        LDB15 15 16 LDG10
```

```
LDG11 17 18
             LDG12
  GND 19
          20
              LDG13
LDG14 21
          22
             LDG15
LDR10 23
          24
             LDR11
LDR12 25
          26
             LDR13
LDR14 27
          28
             LDR15
  GND 29
          30
             DCLK
  SPL 31
          32
             LS
  GND 33
          34
             via C93 to COM1
  REV 35 36 GND
 COM1 37
```

P9 - 25pin - To UPPER lcd screen (signals for both cameras, and camera led)

```
CAM LED
        GND
              1 2
             3 4
      VDD42
                    GND
             5 6
R100
       RCLK
                    GND
        GND
              7 8
                    HSYNC
      VSYNC
             9 10
                    CAM D5
                            RA7
            11 12
                    CAM_D4
RA7 CAM D6
                            RA7
    CAM RST 13 14
                    SCL
        SDA 15
               16
                    CAM D7
                            RA7
RA6 CAM D0 17
                    CAM D3
               18
                            RA6
RA6 CAM D1 19
                20
                    CAM D2
                            RA6
      VDD28 21
                22
                    GND
        CKI 23
                24 GND
      VDD18 25
```

P10 - 4pin - To LOWER lcd screen (touchpad X-,Y-,X+,Y+)

1 X-

2 Y-

3 X+

4 Y+

P11 2pin External Power Supply input (4.6V DC IN)

1 VIN (+4.6V)

2 VGND (GND)

Shield (GND)

P15 - 15pin - To battery/DPAD/PowerButton board (and onwards to 3xLEDs)

dpad up button P06 1 2 ORANGE (LED) Battery Charge dpad right button P04 3 4 (LED) Power On/Good BLUE dpad left button 5 6 YELLOW (LED) Wifi P05 dpad down button RED (LED) Power On/Low P07 7 8

```
GND 9 10 VDD42 (to LEDs)
                      GND 11 12 TH on DPAD board (via R102 to TH on main)
 middle battery pin DET 13 14 GND
 power button
                     PWSW 15
Note: On Daughterboard, pins are mirrored (eg. PWSW=Pin1 instead Pin15)
P16 - 26pin - To bottom cover (SD Slot and L/R/VOL+/- buttons)
                      GND 2 1 SD10 CLK
                                                             ;\
               SD10 DATAO 4 3 SD10 VDD (aka VDD33)
               SD10 DATA1 6 5 SD10 VDD (aka VDD33)
                                                             ; pin 1..18
                          8 7 GND
                  SD10 WP
                                                             ; to RIGHT side:
                      GND 10 9 SD10 CMD
                                                             ; R-button, and
 shoulder button R
                     P08 12 11 GND
                                                             : SD-card slot
                      GND 14 13 SD10 DATA3
                  SD10 CD 16 15 SD10 DATA2
                      GND 18 17 GND
                      GND 20 19 GND
                                                             ;\pin 19..20
                     VDD5 22 21 VOLP (aka volume plus?)
 maybe display ;\
                                                             ; to LEFT side:
 calibration? ;
                     COM1 24 23 VOLN (aka volume minus?)
                                                             ; L-button, VOL +/-
  (at battery) ;/
                     COM2 26 25 P09
                                       shoulder button L
                                                             ;/and calibration
P17 - 2pin - Battery cable (lower-right) ;see text-layer (B)
 + BT+ (plus) (red wire)
 - BT- (GND) (black wire)
P18 - 4pin - To LOWER lcd screen (backlight cathode/anode)
 1 BLC1 ;\both same
 2 BLC1 ;/
 3 BLA1 ;\both same
 4 BLA1 ;/
P19 - 1pin - Shielding-Plate for CPU (lower clip)
P20 - 1pin - Shielding-Plate for CPU (upper clip)
P21 - 1pin - Shielding-Plate for CPU (right clip)
 Shield GND
P23 - 2pin - To Internal Microphone (via orange shielded wire)
 Pin MIC (from P4.Pin7, disconnected when external microphone connected)
 Shield GND
DPAD-BOARD - P2 - 6pin - To LEDs
 1 YELLOW Wifi
```

- 2 BLUE Power On/Good 3 ORANGE Battery Charge 4 GND (for red+orange) 5 RED Power On/Low
- 6 VDD42 (for yellow+blue)

AUX DSi Chipset Pinouts

A photo of the DSi mainboard (with extra text layer on vias and solderpads) can be found at: http://problemkaputt.de/twl-core.jpg

DSi U1 - TWL-CPU (19x19 pin grid) (352 pins, aka 19x19 minus middle 3x3 pins)

01 0 .	Wifi										MMC					C	IRQ	5
NC		NC	NC	NC	NC	D7	D3	IRQ	CLK	D0	CLK	CLK	CS3	SCK	cs	SCK		NC
•	wif	I NC	NC	NC	NC	D6	D2	DET	CS	D1	CMD	D0	CS2	MIS	SIO	PEN	NC	WIF
 wi1	wif	I NC	NC	NC	NC	 D5	D1	PWR	CS2	 D2	CD	D1	CS1	MOS	R00	R01		+ P09
 wif	wif	wif	NC	NC	 V33	D4	D0	RES	D3	WP	 D3	D2	CMD	?	P08	P07	P06	P05
wif	wif	RXP	TXP	GND	V12	V33	GND	V12	V33	G?	V12	V33	GND	V33	 P04	P03	P02	P01
DT3	wif	wif	?	GND	V33	V12	GND	GND	GND	V33	G?	GND	V33	V12	?	RES	NC	P00
CLK	DT2	DT1	DT0	 V33	GND	V12	V33	GND	V12	G?	V12	GND	GND	V33	PMO	VC5	PMS	X
V33	NC	GND	CMD	 V12	GND	V33	GND	V12	V33	GND	V33	V12	V12	V33	GND	GND	GND	X
V33	NC NC	V33	V33	GND	V33	GND	V33	· - 	-	-	GND	GND	GND	GND	 HP#	IRQ	?	GND
B15	V33			V12	GND	V12	V12	 -	-	-	 V12	V18	GND	V12	NC	NC	NC	GP
 B14	B13			V33	GND	V33	GND	-	-	-	 V18	GND	V18	GND	A1	D1	ΑΘ	D0
B16	G15	G14	G13	I GND	V33	V12	GND	V18	V12	V18	GND	V18	V12	V18	A3	D3	A2	D2
G12	G11	G10	R15	 V33	V12	GND	V12	GND	V18	GND	V12	GND	V18	GND	A5	D5	A4	D4
 R14	R13	R12	R11	GND	V33	V18	GND	V18	V12	V18	GND	V18	V12	V18	 A7	D7	A6	D6
~			•	I														I

DCK	GSP	SPL	R10	V33	V12	GND	V18	GND	V18	GND	V12	GND	V18	GND	Α9	D9	A8	D8	
LS	REV	B22	G24	G20	R22	D7	D3	NC	RST	SCK	WS	CE1	/0E	A20	A11	D11	A10	D10	
GCK	B25	B21	G23	R25	R21	D6	D2	NC	l VSY	 MCK	SD0	I I NC	CE2	A19	A13	D13	A12	D12	İ
 INI	 B24	B20	G22	R24	R20	 D5	D1	 NC	 HSY	⊦ SDA	SDI	 /LB	CLK	A18	A21	A14	D15	D14	
+ NC		G25	G21	R23	 NC	⊦ D4	D0	CKI	' RCK	- SCL	⊦ /UB	' ADV	/WE	A15	A17	A22	A16	 NC	⊦
'	. ـ ـ ـ ـ ' ا	 _CD		'		'	CAM			' I2C	SND			RAN	 1		'	' ')	<u></u>

DSi U2 - Main RAM (8Mx16) (Fujitsu MB82DBS08164, or NEC uPD46128512)

DSi mainboard solder pads (12x8 grid, within 14x10 grid): Α В G 10 NC A21 A16 NC VSS NC 9 NC A15 A22 NC A12 A13 A14 NC DQ15 DQ7 DQ14 NC NC NC A11 **8**A A19 Α9 A10 DQ6 DQ13 DQ12 DQ5 CE2 VDD /WE A20 DQ4 NC CLK /ADV (W) DQ3 VDD DQ11 -/LB /UB A18 A17 DQ1 DQ9 DQ10 DQ2 NC Α6 Α4 VSS /0E DQ0 DQ8 NC NC Α7 Α5 NC NC A2 NCNCА3 Α1 Α0 /CE1 -NC 1 o DSi RAM - Fujitsu MB82DBS08164 (14x10 grid): C Ε NC NC10 NC NC NC NC VDD VSS NC NC NC NC NC NC NC NC A15 A21 A22 A16 NC VSS NC NC NC NC NC NC A12 A13 NC DQ15 DQ7 DQ14 NC NC A11 A14 A19 Α9 DQ6 DQ13 DQ12 DQ5 NC 8A A10 NC NC CE2 A20 NC DQ4 VDD NC /WE NC NC /ADV /WAI NC NC VDD DQ3 D011 VDD VDD CLK NC /UB A18 DQ1 DQ9 DQ10 DQ2 VSS /LB A17 DQ0 VSS Α7 VSS DQ8 NC Α6 /0E Α5 Α4 2 NC NC Α0 NC NC А3 A2 Α1 NC /CE1 NC NC NC NC 1 o NC NC NC NC NC VDD VSS NC NC NC NC NC NC DSi RAM - NEC uPD46128512 (14x10 grid): Α В C D Ε G Н М 10 NC NC NC NC NC NC NC NC A15 A21 A22 A16 NC VSS NC NC NC NC DQ14 NC A14 NC DQ15 DQ7 NC A11 A12 A13 DQ6 DQ13 DQ12 DQ5 **8**A A19 Α9 A10 NC DQ4 VCC NC NC /WE CE2 A20 NC NC

```
CLK /ADV /WAI NC
                                     NC
                                          DQ3
                                               DQ10 DQ2
                          A18
                               A17
                                     DQ1
                                         DQ9
                                     GND
                                         /0E
           NC
                Α7
                     Α6
                          Α5
                                Α4
                                               DQ0
                                                    DQ8
           NC
                NC
                          Α2
                                     Α0
     NC
                     А3
                               Α1
                                          NC
                                               /CE1 -
                                                          NC
                                                               NC
NC
     NC
           NC
                                NC
                                     NC
                                                          NC
                                                               NC
                                                                    NC
```

The Fujitsu & NEC datasheets are specifing 14x10 grid (the chips are essentially pin-compatible, except that: NEC has removed some NC pins, changed some supply pins to NC, and (attempted to) rename VSS to GND).

However, the DSi mainboard has 12x8 grid solder pads (and the installed NEC/Fujitsu chip/packages are actually only 12x8, too).

The DSi debug version is said to have 32Mbyte RAM, there is no provision for that feature on DSi retail boards; dev boards are probably somewhere having an extra address line (or an extra chip select for a 2nd RAM chip).

DSi U3 - Power Managment (Texas Instruments 72071B0, or Mitsumi 3317A)

```
GND (via CL9)
2
   ADP0
3
   EXTB+
   VDD33
5
   RESET
                  ; main cpu bus
   SPI SCK
                  ; (reset and spi)
7
   SPI MOSI
   SPI_MISO
                  ;/ <-- powerman (this does ALSO connect to U4)
   SPI CS1
10
   GND
11
   PM0FF
12
   PWSW0
13
   VCNT5
   PM SLP
14
15
   B+
   VDD12 via L1
16
   VDD12
17
18
   GND
19
   BLC1
                  ; backlight 1+2
20
   BLA1 via U13
21 BLA2 via U14 ; anode/cathode
22 BLC2
23
   GND
24
   B+
   B+
25
26
   VDD18 via L2
27
   VDD18 via L2
   VDD18
28
            ;\battery contacts
29
   DET
```

```
BT+
                    ;\these are almost shortcut
 30
 31
     VDET-
                    ;/with each other (via 0 ohm R71)
 32 PVDD
 33
     PWSW (when off: very few ohms to PVDD)
 34
            ... via R104 (100K) to Q3 (B+ enable or so?)
 35
     B+
 36
            ... via to C18 to GND (seems to have no other connection)
 37
     GND
     AOUT ;\to U6
 38
 39
     GND
               ;\secondary IC2 bus (to U6)
     SCL1 ;
 41 SDA1 ;/ ;/
 42 VDD33
  - - -
 43 GND via CL10
 44 VDD5 input (sense if VDD5/C16 has reached voltage)
 45 charge-pump for VDD5 (L7 and via DA3 to VDD5/C16)
 46 charge-pump for VDD5 (L5 and C14)
 47 VDD33 (via CL5)
 48 VDD33 (via L3)
 49 VDD33
 50 VDD33
 51 B+
 52 B+
 53
     B+
 54 charge-pump for VDD42 (L7 and C23)
 55 charge-pump for VDD42 (L7 and via D3 to VDD42/C22)
 56 VDD42 input (sense if VDD42/C22 has reached voltage)
DSi U4 - Sound and Touchscreen controller (AIC3000D)
AIC3000D pinout is same as in TSC2117 datasheet (aside from GPIx/GPIOx pins).
 Pin TSC2117 AIC3000D
     MIS0
             SPI MISO
 1
 2
     MOSI
             SPI MOSI
     /SS
             SPI CS1 (powerman, this does ALSO connect to U3)
             SPI SCLK
     SCLK
 5
             SPI CS3 (touchscreen)
     GPI01
 6
     GPI02
             PENIRQ
 7
     IOVSS
             GND
     IOVDD
             VDD33
     DVDD
             VDD18
 10
     SD0UT
             SND SDI
 11
     SDIN
             SND SD0
             SND_WS
 12 WLCK
                                   ; serial sound input from main cpu
```

```
; (and serial output? microphone maybe?)
 13
     BCLK
             SND SCLK
 14 MCLK
             SND MCLK
                                  ;/
 15 SDA
               ... via R107 to VDD18 ;\unused I2C bus (?)
    SCL
               ... via R106 to VDD18
                                     ;/
 16
 17 VOL/M
             wiper (sound volume, from i2c potentiometer) "VOL/MICDET?"
              LIN-related-1 ... to 6pin U18
 18 MICBIAS
 19 MIC
             LIN (aka MIC via C31)
 20
     AUX1
               LIN-related-2
                              ;\via Oohm R108 to ... something on U18
 21 AUX2
               LIN-related-2
                                                      that is almost GND
 22 AVSS
             GND
 23 AVDD
             VDD33
 24
     VBAT
             GND
 25
     VREF
             VDD33
 26
    TSVSS
             GND
 27 YN
             Υ-
                                  ;\
 28
    XN
             Χ-
     DVSS
                                    touchscreen input
 29
             GND
     YΡ
 30
             Y+
     XΡ
 31
             X+
                                   ;/
 32
     TSVDD
             VDD33
 33
     SPLN
             SPLN
 34
    SLVSS
             GND
 35 SLVDD
             B+
                                    speaker output
  36 SPLP
             SPLP
     SPRN
 37
             SPRN
 38
     SRVDD
             B+
 39 SRVSS
             GND
 40 SPRP
             SPRP
             SL via CP2 and R88
     HPL
 41
                                     ;\
 42
    HVDD
             VDD33
 43
     HVSS
             GND
                                       headphone output
 44 HPR
             SR via CP3 and R89
 45
    GPI3
             MUTE via Q4/Q5 to SR/SL;
     GPI2
 46
             HP#SP switch
     GPI1
             VCNT5
 47
 48 /RESET RESET
DSi U5 - 256Mbyte eMMC NAND (14x14 grid)
           2
                3
                               6
                                              9
                                                   10
                                                        11
                                                             12
                                                                  13
                          5
                                                                       14
                DATO DAT1 DAT2 NC
      NC
           NC
                                    NC
                                         NC
                                              NC
                                                   NC
                                                        NC
                                                             NC
                                                                  NC
                                                                       NC
 οА
   B NC
           DAT3 DAT4 DAT5 DAT6 DAT7 NC
                                              NC
                                                   NC
                                                        NC
                                                             NC
                                                                  NC
                                                                       NC
```

```
NC
        VDDI NC
                    VSSQ NC
                              VCCQ NC
                                               NC
                                                     NC
                                                          NC
                                                               NC
                                                                     NC
                                                                           NC
C
D
   NC
        NC
              NC
                   NC
                                                                NC
                                                                     NC
                                                                           NC
   NC
        NC
              NC
                         NC
                              VCC
                                    VSS
                                         NC
                                               NC
                                                     NC
                                                                NC
                                                                     NC
                                                                          NC
   NC
        NC
              NC
                         VCC
                                                     NC
                                                                NC
                                                                     NC
                                                                          NC
   NC
        NC
              NC
                         VSS
                                                     NC
                                                                NC
                                                                     NC
                                                                           NC
G
Н
   NC
        NC
              NC
                         NC
                                                     VSS
                                                                NC
                                                                     NC
                                                                          NC
              NC
   NC
        NC
                         NC
                                                     VCC
                                                                NC
                                                                     NC
                                                                           NC
Κ
   NC
        NC
              NC
                         NC
                              NC
                                    NC
                                         VSS
                                               VCC
                                                    NC
                                                               NC
                                                                     NC
                                                                          NC
   NC
        NC
              NC
                                                                NC
                                                                     NC
                                                                          NC
   NC
        NC
              NC
                   VCCQ CMD CLK NC
                                         NC
                                               NC
                                                     NC
                                                          NC
                                                               NC
                                                                     NC
                                                                           NC
   NC
        VSSQ NC
                   VCCQ VSSQ NC
                                    NC
                                         NC
                                               NC
                                                     NC
                                                          NC
                                                               NC
                                                                     NC
                                                                           NC
N
   NC
              VCCQ VSSQ VCCQ VSSQ NC
                                         NC
                                               NC
                                                     NC
                                                          NC
                                                               NC
                                                                     NC
                                                                           NC
        NC
```

Note: The pinout follows JEDEC's eMMC standard. The "NC" pins are GNDed in DSi, the "DAT4..DAT7" pins are not connected in DSi. The "VDDI" pin isn't wired to VDD, instead it goes to a capacitor (0.1uF min) "for internal power stability".

DSi U6 - "BPTWL" - I2C bus(ses), LEDs, volume, power, wifi (6x6 grid)

```
WL TXPE
                          P02(button) SDA'33
GND
                                                     ADP0
                                                                  GND
                                                                             0
             BLUE(LED)
ATH TX H
                                       SCL'33
                          RED(LED)
                                                     V33
                                                                  GND
YELLOW(LED) VOLP button VOLN button PM SLP
                                                     V33'
                                                                  /WIFI RST
SDA1
             RESET
                          SCL1
                                       to C46
                                                     GND
                                                                  to U17
VDD28
                          CAM LED
                                       PWSW0
                                                                  /mRST
             GND
                                                     mFE
                          mFE<sup>-</sup>(R79)
GND
             AOUT
                                       WL RXPE
                                                     /IRQ 0
                                                                  GND
```

DSi U7 - i2c bus potentiometer (ISL95810) (Device 50h)

```
/WP (DSi: VDD33)
                    writeprotect
  SCL (DSi: SCL1)
                     i2c bus
                                ;\from U6
  SDA (DSi: SDA1)
                     i2c bus
                                :/
  GND (DSi: GND)
                     ground
       (DSi: wiper)
5
   RW
                     pot.wiper ;-to U4
       (DSi: VDD18)
  RL
                     pot.L
       (DSi: GND)
   RH
                     pot.H
  VCC (DSi: VDD33)
                     supply
```

DSi U8 - bidirectional i2c voltage translator (PCA9306)

```
1
   GND
          (DSi: GND)
   VREF1 (DSi: VDD18)
         (DSi: SCL)
                          ;\to U1 (CPU)
   SCL1
   SDA1
         (DSi: SDA)
         (DSi: SDA'33)
                          ;\to U6 (LED/stuff)
   SDA2
         (DSi: SCL'33)
   SCL2
   VREF2 (DSi: VDD33)
          (DSi: VDD33)
8
   \mathsf{EN}
```

```
DSi U9 - RTC - Seiko S-35199A01 (4x3 grid)
                C
          /SCK VDD F32K
       SIO CTRL /INT FOUT
  1 o VSS XIN XOUT VDDL
DSi U10 - Magnet Sensor (for hinge, aka shell opened/closed)
  1 VDD33
  2 R7 (HINGE) ; to U1
  3 GND
  4 GND
DSi U11 - charge
  1 EXTB+
  2 Rosc
                      ;-charge LED
  3 ORANGE (via R2)
  4 GND
                          ;\thermal sensor
  5 TH' (via R76 to TH)
   TH (via R102 to DPAD board) ;/for battery?
  7 B+ (?)
  8 RICHG
  9 BT+
  10 BT+
Note: Seems to resemble Mitsumi MM3358 datasheet.
DSi U12 - 5pin, VDD33 to VDD28 converter? (near upper screen socket)
DSi U13 - 5pin, Backlight 1, near power managment chip
DSi U14 - 5pin, Backlight 2, near power managment chip
DSi U15 - 4pin, something near external power input
DSi U16 - N/A
DSi U17 - 6pin, something near headphone socket, connects to U6, and MUTE
DSi U18 - 6pin, something near headphone socket, MIC/LIN related
DSi U19 - 5pin, something near dpad socket
Smaller misc chips.
DSi LEDs:
 CAM LED (via R68 and Q13) ;\
  BLUE
          (via R21 and Q11) ; from U6
```

YELLOW (via R22 and Q12) ;/

```
RED
          (via R20)
                             ;-from U6 (or to U6 ?)
 ORANGE (via R2)
                             ;-from U11
DSi Wifi Daughterboard - MM3218 chip (same chip as in DS Lite)
 1 VDD18
 2
    GND
 3 VDD18
 4 Antenna signal
 5 Antenna shield
 6 VDD18
 7 VDD18
 8 GND
 9 NC
 10 GND
 11 GND
 12 GND
 13 NC
 14 /RESET
 - - -
 15 ... to DSi mainboard connector pin 36
 16 WL TXPE
 17 WL RXPE
 18 ... to DSi mainboard connector pin 46
 19 ... to DSi mainboard connector pin 40
 20 VDD33
 21 ... to DSi mainboard connector pin 44
 22 GND
 23 ... via nearby big component ... to DSi mainboard connector pin 47 ?
 24 VDD18
 25 NC
 26 22MHz
 27 22MHz'
 28 ... to DSi mainboard connector pin 43 (with cap to GND and via 0 ohm)
  - - -
 29 VDD33
 30 via capacitor to VDD33
 31 via 1K2 + 120K to GND (aka via 121.2K to GND)
 32 VDD18
 33 VDD18
 34 ... to DSi mainboard connector pin 41
 35 ... to DSi mainboard connector pin 39
 36 ... to DSi mainboard connector pin 37
 37 ... to DSi mainboard connector pin 35
 38 ... to DSi mainboard connector pin 33
```

```
39 GND
40 VDD33
41 ... to DSi mainboard connector pin 31
42 ... to DSi mainboard connector pin 29
43 VDD18
44 ... shortcut to MM3218.pin50, and via resistor to MM3218.pin46
45 VDD33
46 ... via resistor to MM3218.pin44+50
47 ... to DSi mainboard connector pin 25 (via 0 ohm) (+cap) (NC in DSi)
48 VDD33
49 GND
50 ... shortcut to MM3218.pin44, and via resistor to MM3218.pin46
51 ... via resistor to GND
52 VDD18
53 NC
54 NC
55 NC
56 NC
```

DSi DWM-W015 Wifi Daughterboard - ROCm Atheros AR6002G-AC1B chip

\mathbf{P}	1 10 11 11	1-1101	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Jaugni	ci boai i	u - 110		tiiti os	11100	020-11	CIDCH	ւԻ	
	1	2	3	4	5	6	7	8	9	10	11	12	13
Α	AGND	RF2	RF2	RF2	RF2	PDET	NC	NC	VDD18	VDD12	XTAL	XTAL	BT_CLK
		OUTN	0UTP	INP	INN				BIAS	XTAL	I	0	0UT
В	RF5	AGND	VDD18	VDD12	VDD12	BIAS	NC	NC	VDD12	VDD12	VDD18	BT_	DVDD12
	INP		FE	LNA	BIAS	REF			D_SYN	BB	XTAL	CLKEN	
C	RF5	VDD12	-	-	AGND	AGND	AGND	AGND	AGND	-	-	GPI0	GPI0
	INN	FE										17	16
D	PA5	NC	-	-	-	-	-	-	-	-	-	GPI0	GPI0
	BIAS											14	15
Ε	RF5	VDD18	AGND	-	AGND	AGND	AGND	AGND	DVSS	-	-	DVDD	DVDD
	0UT	VC0										GPI01	
F	VDD12		AGND	-	AGND	AGND	AGND	AGND	DVSS	-	DVSS	GPI0	GPI0
_	TX5	SYNTH										12	13
G	XPA	XPA	AGND	-	AGND	AGND	AGND	AGND	DVSS	-	DVSS	GPI0	GPII0
	BIAS2											10	11
Н	VCCFE	_	AGND	-	AGND	AGND	AGND	AGND	DVSS	-	DVSS	GPI0	DVDD
_	M	OUT			D1/66	D1/66	D1/66	D1/66	D1466		D1/66	9	12
J	ANTA	VDDIO	AGND	-	DVSS	DVSS	DVSS	DVSS	DVSS	-	DVSS	CLK_	DVDD
.,	ANTO	ANT										REQ	12
K	ANTC	ANTB	-	-	-	-	-	-	-	-	-	SYS_	CHIP_
	ANTO	ANTE			DVCC	DVCC	DVCC	DVC	. העכר			RST_L	PWD_L
L	ANTD	ANTE	-	-	DVSS	DVSS	DVSS	טעט	5 DVSS	-	-	DVDD	DVDD_
												12	SDI0

```
M AGND
         GPI00 GPI02 DVDD GPI04 GPI06 GPI08 TMS TCK TD0
                                                             SDIO SDIO SDIO
                     12
                                                             DATA3 DATA2 CLK
N DVDD
        GPI01 GPI03 DVDD_ GPI05 GPI07 DVDD_ DVDD TDI
                                                       DVDD SDIO SDIO SDIO
                                                       SDIO CMD
  12
                     BT
                                       SDIO 12
                                                                   DATA1 DATA0
DSi DWM-W024 Wifi Daughterboard - Atheros AR6013 chip
 1 1.2V
 2 VDD18
 3 NC
    NC
    VDD18
 6
   NC
 7 1.2V
    VDD18
 9 1.2V
 10 NC
 11 NC (except, wired to tespoint)
 12 VDD33
 13 via 0 ohm to ATH TX H ;<--with 0 ohm connection
 14 via (N/A) to ATH TX H ;<--connection not installed
 15 to a dead-end-via
 16 to a dead-end-via
 17 1.2V
 18 P5.pin24 (plus testpoint)
 19 NC (except, wired to tespoint)
 20 VDD18
 21 1.2V
 22 I2C.SCL
 23 I2C.SDA
 24 P5.pin21 RTC 32KHZ via 0 ohm
 25 /WIFI RST
 26 ATH T\overline{X} H
 27 SDKĪ.CMD
 28 SDIO.CLK
 29 VDD33
 30 SDIO.DATO
 31 SDIO.DAT2
 32 SDIO.DAT1
 33 SDIO.DAT3
 34 P5.pin22
 35 P5.pin20
 36 P5.pin17
```

37 1.2V

```
38 P5.pin15
39 P5.pin36
40 VDD33
41 1.2V
42 P5.pin46
43 P5.pin44
44 P5.pin40
45 WL TXPE
46 WL RXPE
47 P5.pin47
48 P5.pin33
               and 6.9ohm to P5.47 ?
49 P5.pin35
50 P5.pin39
51 VDD33
52 P5.pin37
53 P5.pin41
54 P5.pin29
55 P5.pin31
56 P5.pin26 ... IRQ?
57 1.2V
58 VDD18
59 XTALx
60 XTALx
61 1.2V
62 1.2V
63 VDD18
64 NC (except, wired to tespoint)
65 NC (except, wired to tespoint)
66 NC (except, wired to tespoint)
67 NC (except, wired to tespoint)
68 NC
69 via 6.1K to GND
70 1.2V
71 NC
72 NC
73 VDD18
74 RF2.0UTx
75 RF2.0UTx
76 VDD18
- - -
GND center plates
P5.pin43 = NC on AR6013 boards?
```

P5.pin25 = NC on AR6013 boards? (and NC on mainboard, too)
P5.pin50 = RESET goes to Wifi FLASH only (not to MM3218 clone within AR6013G)

3DS DWM-W028 Wifi Daughterboard - Atheros AR6014 chip

Pinouts unknown.

There is a 3rd part number, J27H020, made by hon hai (Foxconn) instead of Mitsumi.

Pinouts - CPU - Signal Summary

Advance Gameboy CPU Signal Summary

Cart Bus: D0-D7, A0-A15, /CS, /RD, /WR (different usage in GBA/DMG mode)

WRAM Bus: WA0-WA16, WD0-WD15, /WLB, /WUB, /WWE, /WOE (used in GBA mode only)

LCD Bus: LDR1-5, LDG1-5, LDB1-5, DCK, LP, PS, SPL, CLS, SPS, MOD, REVC

Joypad: TP0-3 (Buttons), TP4-7 (Directions), TP8-9 (L/R-Buttons, via R43/R44)

Serial Link: SC, SD (aka P14?), SI, SO - Audio: SO1-2, Vin

Other: CK1-2, PHI, IN35, VCNT5, /FIQ (via CL1 to VDD3), /RESET (IN), /RES (OUT)

Supply: VDD35, VDD3, VDD2, GND (some are probably undoc inputs)

GBA SP: Same as GBA, plus VDD1, plus duplicated supply pins, plus pin 152.

Pinouts - CPU - Pinouts

Advance Gameboy CPU Pinouts (CPU AGB)

```
1 VDD3 17 D0
                33 A0
                         49 WA4
                                  65 VDD2 81 WD9
                                                     97 LDB5
                                                               113 CK1
               34 /CS
                         50 WA5
2 IN35
       18 A15
                                   66 WD5
                                            82 WD1
                                                     98 LDB4
                                                               114 CK2
                35 /RD
3 TP8
        19 A14
                         51 WA6
                                            83 /W0E
                                                     99 LDB3
                                  67 WD13
                                                               115 VDD2
                36 /WR
                         52 WA7
4 TP0
        20 A13
                                   68 WD6
                                            84 DCK
                                                     100 LDB2
                                                               116 GND
               37 PHI
                         53 /WLB
5 TP1
        21 A12
                                            85 LP
                                                     101 LDB1
                                  69 WD14
                                                               117 VDD2
6 S01
        22 A11
                38 VDD35 54 /WUB
                                  70 WD7
                                            86 PS
                                                     102 GND
                                                               118 VCNT5
7 S02
        23 A10
                39 GND
                         55 /WWE
                                  71 WD15
                                            87 LDR5
                                                    103 VDD3
                                                              119 TP9
                         56 WA8
8 Vin
        24 A9
                40 SC
                                  72 WD8
                                            88 LDR4
                                                     104 SPL
                                                               120 TP6
9 /RES
        25 A8
                41 SD
                         57 WA9
                                  73 WD16
                                            89 LDR3
                                                     105 CLS
                                                               121 TP5
        26 A7
                42 SI
                                  74 WA16
                                            90 LDR2
                                                     106 SPS
10 D7
                         58 WA10
                                                               122 TP7
11 D6
        27 A6
                43 S0
                         59 WA11
                                  75 WD12
                                            91 LDR1
                                                     107 MOD
                                                               123 TP4
                                            92 LDG5
12 D5
        28 A5
                44 VDD2
                         60 WA12
                                  76 WD4
                                                     108 REVC 124 /FIQ
13 D4
        29 A4
                45 WA0
                         61 WA13
                                  77 WD11
                                           93 LDG4
                                                     109 GNDed 125 /RESET
14 D3
        30 A3
                46 WA1
                         62 WA14 78 WD3
                                            94 LDG3
                                                    110 GNDed 126 TP2
```

```
15 D2 31 A2 47 WA2 63 WA15 79 WD10 95 LDG2 111 GNDed 127 TP3 16 D1 32 A1 48 WA3 64 GND 80 WD2 96 LDG1 112 GNDed 128 GND
```

GBA SP CPU Pinouts (CPU AGB B)

```
41 A0
                                              101 GND
1 IN35
         21 D0
                            61 WA4
                                                                   141 GND
                                     81 WD13
                                                         121 LDB4
2 TP8
                                     82 WD6
                                              102 VDD1
         22 A15
                  42 /CS
                            62 WA5
                                                        122 LDB3
                                                                   142 VDD3
         23 A14
                                              103 GND
                                                        123 LDB2
3 TP0
                  43 /RD
                            63 WA6
                                     83 WD14
                                                                   143 GND
4 TP1
         24 A13
                  44 /WR
                            64 WA7
                                     84 WD7
                                              104 VDD3
                                                        124 LDB1
                                                                   144 VCNT5
         25 A12
                  45 PHI
                            65 /WLB
                                              105 DCK
                                                        125 GND
5 S01
                                     85 WD15
                                                                   145 TP9
6 S02
         26 A11
                  46 VDD35 66 /WUB
                                              106 LP
                                                        126 VDD3
                                                                   146 TP6
                                     86 WD8
         27 GND
                            67 GND
                                              107 PS
                                                                   147 TP5
7 Vin
                  47 GND
                                     87 WD16
                                                         127 SPL
8 VDD1
         28 VDD35 48 SC
                            68 VDD2
                                     88 WA16
                                              108 LDR5
                                                        128 CLS
                                                                   148 TP7
9 GND
         29 A10
                  49 SD
                            69 /WWE
                                     89 VDD2
                                              109 LDR4
                                                        129 SPS
                                                                   149 TP4
10 VDD35 30 A9
                  50 SI
                            70 WA8
                                     90 GND
                                              110 LDR3
                                                        130 MOD
                                                                   150 /FIQ
                            71 WA9
                                     91 WD12 111 LDR2
11 /RES
         31 A8
                  51 S0
                                                        131 REVC
                                                                   151 /RESET
         32 A7
                  52 VDD35 72 WA10
                                    92 WD4
                                              112 LDR1
                                                        132 GND
12 D7
                                                                   152 ?
                  53 GND
                                    93 WD11 113 LDG5
                                                        133 GND
                                                                   153 TP3
13 D6
         33 A6
                            73 WA11
14 D5
         34 A5
                  54 VDD1
                           74 WA12
                                     94 WD3
                                              114 LDG4
                                                        134 GND
                                                                   154 TP2
                            75 WA13
         35 A4
                  55 GND
                                    95 WD10
                                              115 LDG3
                                                        135 GND
15 D4
                                                                   155 VDD3
         36 GND
                  56 VDD2
                           76 WA14
16 D3
                                     96 WD2
                                              116 LDG2
                                                        136 VDD1
                                                                   156 GND
17 D2
         37 VDD35 57 WA0
                            77 WA15
                                    97 WD9
                                              117 LDG1
                                                        137 GND
                            78 GND
                                              118 GND
                  58 WA1
18 GND
         38 A3
                                     98 WD1
                                                         138 CK1
19 VDD35 39 A2
                            79 VDD2
                                    99 /WOE 119 VDD3
                  59 WA2
                                                        139 CK2
20 D1
         40 A1
                  60 WA3
                            80 WD5
                                     100 VDD2 120 LDB5 140 VDD2
```

Pin 152 seems to be not connected on the mainboard, maybe an undoc output.

GBA-Micro, NDS, NDS-Lite, and DSi CPU Pinouts

Unknown. The CPU Pins are hidden underneath of the CPU. And, in NDS and NDS-Lite, the CPU itself hides underneath of the DS Cartridge Slot. In the DSi it's hidden underneath of a shielding plate (which is itself underneath of the removeable wifi daughterboard).

Pinouts - Audio Amplifiers

Advance Gameboy Audio Amplifier (AMP AGB IR3R60N) (U6)

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 C38 FR1 FR2 FL1 FL2 GND RIN LIN C39 VOL SW VDD5 LOUT VCC3 ROUT VCC3 SP GND SW=Headphone Switch (grounded when none connected).

GBA SP Audio Amplifier (uses AMB AGB IR3R60N, too) (U3)

Same connection as in GBA, except that pin14/16 connect to VR21 (instead VCC3), and pin1/9 connect to different capacitors.

NDS - National Semiconductor LM4880M Dual 250mW Audio Power Amplifier (U12)

1-OUT A 2-IN A 3-BYPASS 4-GND 5-SHUTDOWN 6-IN B 7-OUT A 8-VDD.VQ5

NDS-Lite: No external amplifier (Mitsumi 3205B Powermanagment Device contains internal amplifier).

Pinouts - LCD Cables

Advance Gameboy Display Socket

1	?	6 GND	11 LDR2	16 LDG2	21 LDB3	26 SPS	31 P2-VSS	36 V4
2	VSHD	7 VSHD	12 LDR1	17 LDG1	22 LDB2	27 ?	32 P2-VCC	37 V3
3	DCK	8 LDR5	13 LDG5	18 GND	23 LDB1	28 MOD	33 ?	38 V2
4	LP	9 LDR4	14 LDG4	19 LDB5	24 SPL	29 VCOM	34 VDD5	39 V1
5	PS	10 I DR3	15 I DG3	20 I DB4	25 CLS	30 P2-VFF	35 GND	40 VO

GBA SP Display Socket

1 VSHD	5 VSHD	9 LDR3	13 LDG4	17 GND	21 LDB2	25 SPS	29 P2VSS	33 U83
2 DCK	6 GND	10 LDR2	14 LDG3	18 LDB5	22 LDB1	26 MOD	30 COM	34 VDD5
3 LP	7 LDR5	11 LDR1	15 LDG2	19 LDB4	23 SPL	27 REVC	31 VDD5	
/ DC	8 I DR/I	12 LDG5	16 LDG1	20 I DB3	24 CLS	ממעוכם פכ	33 CND	

GBA Micro Display Sockets

GBA M	lirco dis	play sock	et (P1)			
1-PS	6-5bit	11-MD	16-5bit	21-5bit	26-CL	31-GND
2-RV	7-5bit	12-SL	17-5bit	22-5bit	27-SS	32-GND
3 - GND	8-5bit	13-CK	18-5bit	23-5bit	28-via C5 to VR1	33-V10
4-5bit	9-LP	14-GND	19-5bit	24-5bit	29-V5	34-V-5
5-5bit	10-VD	15-5bit	20 - GND	25-5bit	30-to VR1	
GBA M	lirco bac	klight so	cket (P3)			
1-10 2	-16 3-1	Δ Δ-ΙΔ				

NDS Upper/Lower Display Sockets

NDS upper screen/upper backlight/speakers socket (P3)

	upper so	ri een/ uppe	ei nacktī	Jiic/ Speak	cis sucke	L (FJ)		
							43-VDD15	
2-SPL0	8-REV2	14-LDR1	20-DCLK2	26-LDG1	32-LDB1	38 - GND	44-VDD-5	50 - GND
3-SSC2	9 - GND	15-LDR0	21-GND	27-LDG0	33-LDB0	39 - VDD5	45-VDD-10	51-GND
4-ASC2	10-LDR5	16-LS2	22-LDG5	28-LDB5	34-GCK2	40-VDD10	46-LEDC2	
5-GND	11-LDR4	17-VSHD	23-LDG4	29-LDB4	35-GSP2	41-COM2	47-LEDA2	
6-SPL2	12-LDR3	18-DISP1	24-LDG3	30-LDB3	36 - GND	42 - GND	48-SPR0	
NDS	lower so	creen sock	ket (P4)					
1-SSC1	6-RFV1	11-LDR2	16-DTSP0	21-LDG4	26-LDB5	31-LDB0	36-GND 4	1 - VDD15

```
12-LDR1 17-SPL1 22-LDG3 27-LDB4 32-GCK1 37-?
 2-ASC1 7-GND
 3-GND 8-LDR5 13-LDR0 18-DCLK1 23-LDG2
                                          28-LDB3 33-GSP1
                                                            38-VDD5 43-GND
        9-LDR4 14-LS1
                        19-GND
                                 24-LDG1
                                          29-LDB2 34-VSHD
                                                           39-COM1 44-VDD-5
 5-PS1 10-LDR3 15-VSHD 20-LDG5 25-LDG0 30-LDB1 35-MOD1 40-GND 45-VDD-10
    NDS lower backlight socket (P5)
                                            NDS touchscreen socket (P6)
 1:LEDA1 2:LEDA1 3:LEDC1 4:LEDC1
                                                 2:X-
                                                                 4:X+
NDS-Lite Upper/Lower Display Sockets
    NDS-Lite upper screen/upper backlight/speakers socket (P3)
 1-VDD-5 6-MOD
                 11-LD2xx 16-LD2xx 21-LD2xx 26-LD2xx 31-LS
                                                             36-GND
 2-VDD10 7-GSP
                  12-LD2xx 17-LD2xx 22-LD2xx 27-LD2xx 32-VSHD 37-C0M2 42-SG
 3-VDD5 8-GCK
                  13-LD2xx 18-GND
                                   23-LD2xx 28-GND
                                                     33-GND 38-LEDA2 43-SG
 4-GND
         9-LD2xx 14-LD2xx 19-LD2xx 24-LD2xx 29-DCLK 34-xx2? 39-LEDC2 44-SPL0
 5-VSHD 10-LD2xx 15-LD2xx 20-LD2xx 25-LD2xx 30-SPL
                                                     35-REV 40-SPR0 45-SPL0
    NDS-Lite lower screen/lower backlight (P4)
```

1-VDD-5 6-MOD 11-LD1xx 16-LD1xx 21-LD1xx 26-LD1xx 31-LS 36-GND 2-VDD10 7-GSP 12-LD1xx 17-LD1xx 22-LD1xx 27-LD1xx 32-VSHD 37-C0M1

3-VDD5 8-GCK 13-LD1xx 17-LD1xx 22-LD1xx 27-LD1xx 32-VSnD 37-C0M1 3-VDD5 8-GCK 13-LD1xx 18-GND 23-LD1xx 28-GND 33-GND 38-LEDA1

4-GND 9-LD1xx 14-LD1xx 19-LD1xx 24-LD1xx 29-DCLK 34-xx1? 39-LEDC1

5-VSHD 10-LD1xx 15-LD1xx 20-LD1xx 25-LD1xx 30-SPL 35-REV

NDS-Lite touchscreen socket (P6)_____ NDS-Lite white coax (P12)____

1:X- 2:Y- 3:X+ 4:Y+ Center:MICIN Shield:GND

Pinouts - Power Switches, DC/DC Converters, Reset Generators

Advance Gameboy Power Switch (2-position slider, with two common pins) GBA SP Power Switch (same as GBA)

- 1 via resistor to GND (OFF)
- 2 VS (BT+) (ON)
- C VCC (to board)

GBA Micro Power Switch

Same as GBA and GBA SP, but Pin 1 and 2 exchanged.

Advance Gameboy Cartridge Slot Switch (integrated 4pin micro switch)

GBA SP Cartridge Slot Switch (separate 4pin micro switch)

- C1 VDD35 (to S2 when PRESSED, to S1 when RELEASED)
- S1 VDD3 (to C2 when PRESSED, to C1 when RELEASED)
- C2 IN35 (to S1 when PRESSED)
- S2 VDD5 (to C1 when PRESSED)

Pressed=8bit DMG/MGB/CGB cart, Released=32bit GBA cart (or no cart inserted) GBA: switch integrated in cart socket, GBA-SP: separate switch next to socket.

Advance Gameboy Power Controller (M 121 514X) (U4)

1-VIN 2-VOUT5 3-CSS5 4-VDRV5 5-GND 6-VDRV3 7-CSS3 8-VOUT3 9-VCNT5 10-CSCP 11-REGEXT 12-VDD3 13-VDD2 14-/RESET 15-LOWBAT 16-VDD13/RESET is passed to the CPU, and then forwarded to /RES pin on cart slot.

Advance Gameboy LCD Regulator (AGB-REG IR3E09N) (U3)

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 ? ? REVC U3-COM V0 V1 ? ? ? GND ? V2 ? V3 V4 VDD5 U3-VDD ?

GBA SP Power Controller 1 (S6403 AU227 9276) (U4)

1-VCC 2-SCP1 3-SCP2 4-VDRV3 5-VOUT3/VDD3 6-VDD2 7-VOUT1/VDD1 8-VDRV1 9-LOWBAT 10-VCNT5 11-LS5 12-? 13-GND 14-? 15-VOUT5/VDD5 16-VDRV5

GBA SP Power Controller 2 (2253B 2808) (U5)

1-TIN 2-U5C3 3-ADJ 4-U5VDD 5-VIN 6-? 7-U57 8-? 9-to-C29 10-to-C30 11-? 12-GND 13-VS 14-S- 15-S+ 16-U50UT

GBA Micro - Power Managment Device (U2)

1 via C43 to GND 2 via R24 to C34 to R25 back to U2.2 3 via C35 to GND 4 via C36 to GND 6 audio.in ? (see BP) via C48 to GND via R21 to C46 to C47 to C38 to R23 to phones 9 VL (to U4) 10 via R27 to C33 to C44 to C49 to R22 to phones 11 via C45 to GND 12 audio.in ? (see BP) 13 via C41 to GND 14 phones (switch) 15 phones (tip via R22) 16 phones (mid via R23) 17 VCS 18 SP 19 GND 20 LB 21 via C52 to GND

```
22 via C53 to GND
23 RS
              (looks like RESET output)
24 to R37/C56 (looks like RESET input)
25
26
27 via C54 to V3
28 V3
29 GND
30 V3
31 VC
32 to C58
33 to R41/C58
34 GND
35
36 VC
37 VC
38
39 V5
40 GND
41 GND
42
43
44
45 B+
46 S-
47 S+
48
```

GBA Micro - Volume/Backlight Level Up/Down Controller (U5)

1-	5 - GND	9 -	13-XD	17 -	21-	25 -	29-
2-	6-GND	10-	14-to U4.7	18-XR	22-CN	26-	30-
3-	7 -	11-XC	15 -	19-V+	23-CNS	27 -	31-BP
4 - LN	8-	12-GND	16-	20-V-	24-	28-V3	32-

NDS Powermanagment Device (Mitsumi 3152A) (U3)

1	R50-EXTB+	17	33 LEDC1	49 VCNT5
2	R39-ORANGE	18	34 GND	50
3	GND	19 VQ5	35 LEDC2	51 RST
4		20	36	52
5	Rxx-Q4	21	37 U10-LEDA2	53
6	INS+	22 GND	38	54
7	INS-	23 VQ5	39 MIC.C53-AIN	55 VQ5
8		24	40 MIC.TSC.AUX	56 R24-SR
9	VDET	25 VDD3.3	41 GND	57

10 PVDD 11	26 GND 27 CL60-VDD3.3	42 R38-RED 43 R37-GREEN	58 R22-SL 59 GND
12 PWSW	28 VSHD	44 VDD3.3	60 VR3.PIN2
13	29	45 PWM.SPI.CLK	61
14 GND	30 VDD5	46 PWM.SPI.D	62
15 GND	31 U9-LEDA1	47 PWM.SPI.Q	63
16 VQ5	32	48 PWM.SPI.SEL	64 GND

NDS-LITE Powermanagment Device (Mitsumi 3205B) (U3)

	•	, , ,	
1 SW	17	33 LEDC1	49 VCNT5
2 R50-EXTB+	18	34 GND	50
3 R39-ORANGE	19 VQ5	35 LEDC2	51 RST
4 GND	20	36	52
5	21	37 U10-LEDA2	53
6 R30-Q4	22 GND	38	54
7 INS+	23 VQ5	39 MIC.C53-AIN	55 CL63-VQ5
8 INS-	24	40 MIC.TSC.AUX	56 R24-SR
9 VDET	25 VDD3.3	41 GND	57 SPR0
10 PVDD	26 GND	42 R38-RED	58 SPL0
11	27 CL60-VDD3.3	43 R37-GREEN	59 R22-SL
12 PWSW	28 VSHD	44 VDD3.3	60 GND
13 GND	29	45 PWM.SPI.CLK	61 R79-VR3.PIN2
14 GND	30 VDD5	46 PWM.SPI.D	62
15 GND	31 U9-LEDA1	47 PWM.SPI.Q	63
16 VQ5	32	48 PWM.SPI.SEL	64
-			

NDS-LITE Power Switch

- 1 PWSW (grounded when switch is pulled)
- 2 GND
- 3 GND
- 4 NC? (grounded when switch is not pulled)

Pinouts - Wifi

NDS RFU Daughter Board (Firmware FLASH, Wifi BB/RF Chips)

```
6 FMW.CLK
1 N/A
                       11 ENABLE 16 RX.DTA? 21 BB./CS
                                                         26 22MHz
                                                                    31 GND
2 GND
          7 FMW./SEL
                       12 GND
                                 17 TX.MAIN 22 RF./CS
                                                                    32 GND
                                                         27 GND
          8 FMW.DTA.Q 13 GND
                                 18 GND
                                           23 BB.RF.CLK
                                                         28 VDD3.3 33 GND
3 high?
4 RXTX.ON 9 FMW.DTA.D 14 TX.ON 19 TX.CLK 24 BB.RF.RD
                                                         29 VDD1.8
5 FMW./WP 10 FMW./RES 15 RX.ON 20 TX.DTA 25 BB.RF.WR
                                                         30 GND
```

NDS-Lite RFU Daughter Board (Firmware FLASH, Wifi BB/RF Chip)

1	GND	6	GND	11	BB.RF.WR	16	VDD3.3	21	hi?	26	FMW.Q
2	lo?	7	hi?	12	BB.RF.CLK	17	GND	22	FMW./RES	27	FMW./WP
3	hi?	8	hi?	13	GND	18	RF./CS	23	GND	28	FMW./CS
4	hi?	9	GND	14	hi?	19	hi?	24	FMW.CLK	29	hi?
5	hi?	10	hi?	15	GND	20	BB./CS	25	FMW.D	30	GND

Wifi RF Chip: RF9008, 0441, E0121Q (32 pin)

1	5	9	13	17	21 RF.CLK	25	29
2	6	10	14 GND	18	22	26	30
3	7	11	15	19 RF.RD	23	27	31
4	8	12	16	20 RF./CS	24	28	32

Pin19 RF.RD (oops, should be WR, maybe I've exchanged RD-WR?)

Pin20 RF./CS (via 10ohm)

Pin21 RF.CLK (via 10ohm)

Wifi BB Chip: Mitsumi, Japan, 4418, MM3155 (48 pins)

1 GND	7	13 GND	19	25	31	37 TX.MAIN	I 43
2	8	14	20	26	32 BB./CS	38 RX.DTA?	44
3	9	15 BB.CLK	21	27	33 TX.DTA	39 RX.ON	45 GND
4	10	16 BB.WR	22	28 RST	34 RXTX.ON	40 TX.ON	46
5	11	17 BB.RD	23	29	35 TX.CLK	41	47
6	12	18 22MHz	24	30	36	42	48

Pin15 BB.CLK (via 10ohm to RFU.23)

Pin16 BB.WR (RFU.25)

Pin17 BB.RD (RFU.24)

Pin18 22MHz (via 50ohm)

Pin28 RST (same as FMW/RES)

Pin32 BB./CS (RFU.21)

NDS-LITE BB/RF-Chip Mitsumi MM3218 (56 pins)

1-	8-GND	15-	22-GND	29-	3Ĝ- *	4 ³ -	50-
2-GND	9-	16-	23-	30-	37 -	44 -	51-
3 -	10-GND	17-	24-	31-	38-	45 -	52-
4 -	11-GND	18-	25 -	32-	39-GND	46 -	53-
5 -	12-GND	19-	26-	33-	40 -	47 -	54-
6 -	13-	20-	27 -	34 -	41-	48 -	55 -
7 -	14-	21-	28-	35 -	42 -	49-GND	56-

Note: Pinout should be same as in DSi (see DSi pinout for details).

TX Signal/Timing Chart (Host Game)

RX.DIA?		
RXTX.ON		
RX.ON		
TX.ON		
TX.MAIN		
TX.CLK	# ####	
TX.DTA	# ####	

This example shows a host sending beacons. The pre-beacon receive period is probably to sense conflicts with other transmitters. The post-beacon receive period is to get responses from other players. The two transmit parts are: The hardware header, followed by inactivity on the tx pins during the rest of the preamble period, then followed by the actual IEEE frame. The rest of the time is spent in idle mode to reduce power consumption.

RX Signal/Timing Chart (Join Game)

RX.DTA?		
RXTX.ON		
RX.ON		
TX.ON		
TX.MAIN		
TX.CLK		
TX.DTA		

This example shows a client trying to receive beacons, so most of the time is spent in receive mode (the short idle periods are probably occurring when it is switching to another channel). Once when it has associated with a host, the client may spend more time in idle mode, and needs to be in receive mode only when expecting to receive beacons or other data.

Pinouts - Various

Advance Gameboy 256Kbytes RAM 128Kx16bit (NEC D442012LGY-B85x-MJH) (wide)

GBA SP 256Kbytes RAM 128Kx16bit (F 82D12160-10FN) (square)

7 A9	13 IC	19 A6	25 A0	31 D2	37 VCC	43 D15
8 A8	14 /UB	20 A5	26 /CE1	32 D10	38 D5	44 D8
9 NC	15 /LB	21 A4	27 GND	33 D3	39 D13	45 D16
10 NC	16 NC	22 A3	28 /0E	34 D11	40 D6	46 GND
11 /WE	17 NC	23 A2	29 D1	35 D4	41 D14	47 NC
12 CE2	18 A7	24 A1	30 D9	36 D12	42 D7	48 A16
	8 A8 9 NC 10 NC 11 /WE	8 A8 14 /UB 9 NC 15 /LB	8 A8 14 /UB 20 A5 9 NC 15 /LB 21 A4 10 NC 16 NC 22 A3 11 /WE 17 NC 23 A2	8 A8 14 /UB 20 A5 26 /CE1 9 NC 15 /LB 21 A4 27 GND 10 NC 16 NC 22 A3 28 /OE 11 /WE 17 NC 23 A2 29 D1	8 A8 14 /UB 20 A5 26 /CE1 32 D10 9 NC 15 /LB 21 A4 27 GND 33 D3 10 NC 16 NC 22 A3 28 /OE 34 D11 11 /WE 17 NC 23 A2 29 D1 35 D4	8 A8 14 /UB 20 A5 26 /CE1 32 D10 38 D5 9 NC 15 /LB 21 A4 27 GND 33 D3 39 D13 10 NC 16 NC 22 A3 28 /OE 34 D11 40 D6 11 /WE 17 NC 23 A2 29 D1 35 D4 41 D14

Connection in GBA and GBA SP: IC-GND, /CE1-GND, CE2-VDD2, VCC-VDD2, Pin16-VDD2, the other NC pins seem to be actually not connected, all other pins connect to the corresponding Wxx CPU pins. Note: Both GBA and GBA SP have soldering points for wide (12x18mm) and square (12x14mm) RAMs, so either could be used.

The GBA additionally contains 32K built-in WRAM, and built-in VRAM, so the above 256K RAM chip is probably not used in 8bit classic/color gameboy mode.

Note: In the GBA Micro, the 256K RAM are contained on-chip in the CPU.

Advance Gameboy Schematic Fragments

P2-VSS = VDD-15

VIN = VCC3 via R33

REGEXT (on my modified board, REGEXT underneath of my diodes)

/RES (OUT) (via R40)

/CS (via R39)

/WR (via R38)

SC (via Rxx)

SD (via Rxx)

SI (via Rxx)

SO (via Rxx)

DCK (via R36)

A-GND via CP4 (100uF) to GND (used speaker, and on headphone socket)

GBA SP Schematic Fragments

P2VDD = VDD13

P2VSS = VDD15

/RES via R46

/CS via R45

/WR via R44

DCK via R20

VS=BT+

In my repaired GBA-SP: CK1 test-point is disconnected (instead GND'ed).

In my repaired GBA-SP: broken oscillator replaced

In my repaired GBA-SP: broken r1 1mOhm replaced (near oscillator)

In my repaired GBA-SP: broken EXT2 socket metal-spring/snapper removed

CL1 FIQ (near SW4)

CL2?

CL3 ?

CL4 VOUT1/VDD1 (near U4)

CL5 VOUT3/VDD3 (near U4)

CL6 VOUT5/VDD5 (near U4)

DL1-red (power low) ---R32--Q4--R6--

DL2-green (power good) ---Q6--LOWBAT/R34-VDD3

DL3-orange (charge) -- R24--Q2--VIN/U57

P2VDD--VDD13
P2VSS--VDD15
S+ and S- are (almost) shortcut by R23 (1.0 ohm)
S+ via Q1 to VIN
VS via D1 to SA-GND via CP1 (100uF) to GND
U4 pin 12 to r6 (towards red led)
U4 pin 14 to D6---to U7
SC (CPU pin48) with R7 100K ohm pullup to VDD35
P35 via Q11 to SW (speaker disable)

GBA SP Backlight-Button Schematic (U6,U8,Q12)

```
GND--|1 U8 6|-- U85
                                     I - - VDD5
U82 - - | 2
                                                U83 ----> to display
            51-- U85
                         U61-| Q12 |
U83--|3 4|-- U82
                                     I - - Q12B
                                              Q12B <---- from button
U61--|1 U6 8|--VDD5
                          (X) - - - R51 - - VDD5
                                               (X) - - - C70 - - GND
U62--|2
            7 | - - VDD5
                         U62---R49--VDD5
                                               U61---R40--GND
                         012B--R39--VDD5
U62--I3
            6|--(X)
                                               U82 - - - R38 - - GND
GND--|4 5|--NC?
                         Q12B - - C69 - - VDD5
                                               U85 - - - R50 - - U62
```

AUX Xboo PC-to-GBA Multiboot Cable

Below describes how to connect a PC parallel port to the GBA link port, allowing to upload small programs (max 256 KBytes) from no\$gba's Utility menu into real GBAs.

This is possible because the GBA BIOS includes a built-in function for downloading & executing program code even when no cartridge is inserted. The program is loaded to 2000000h and up in GBA memory, and must contain cartridge header information just as for normal ROM cartridges (nintendo logo, checksum, etc., plus some additional multiboot info).

Basic Cable Connection

The general connection is very simple (only needs four wires), the only problem is that you need a special GBA plug or otherwise need to solder wires directly to the GBA mainboard (see Examples below).

GBA	Name	Color	SUBD	CNTR	Name
2	S0	Red	 10	10	/ACK
3	SI	0range	 14	14	/AUTOLF
5	SC	Green	 1	1	/STROBE
6	GND	Blue	 19	19	GND

Optionally, also connect the following signals (see notes below):

Notes: The GBA Pins are arranged from left to right as 2,4,6 in upper row, and 1,3,5 in lower row; outside view of GBA socket; flat side of socket upside. The above "Colors" are as used in most or all standard Nintendo link cables, note that Red/Orange will be exchanged at one end in cables with crossed SO/SI lines. At the PC side, use the SUBD pin numbers when connecting to a 25-pin SUBD plug, or CNTR pin numbers for 36-pin Centronics plug.

Optional SD Connection (Double Speed Burst)

The SD line is used for Double Speed Burst transfers only, in case that you are using a gameboy link plug for the connection, and if that plug does not have a SD-pin (such like from older 8bit gameboy cables), then you may leave out this connection. Burst Boot will then only work half as fast though.

Optional Pull-Ups (Improves Low-to-High Transition Speed)

If your parallel port works only with medium or slow delay settings, try to connect 560 Ohm resistors to SI/SC/SD inputs each, and the other resistor pin to any or all of the parallel port data lines (no\$gba outputs high to pins 2..9).

Optional Reset Connection (CAUTION: Connection changed September 2004)

The Reset connection allows to automatically reset & upload data even if a program in the GBA has locked up (or if you've loaded a program that does not support nocash burst boot), without having to reset the GBA manually by switching it off and on (and without having to press Start+Select if a cartridge is inserted).

The two diodes should be 1N4148 or similar, the capacitor should be 300nF (eg. three 100nF capacitors in parallel). The signals are labeled on the mainboard, and can be found at following names / CPU pin numbers: RESET/CPU.125, SELECT/TP2/CPU.126, START/TP3/CPU.127.

Optional Power Supply Connection

Also, you may want to connect the power supply to parallel port data lines, see chapter Power Supply for details.

Transmission Speed

The first transfer will be very slow, and the GBA BIOS will display the boot logo for at least 4 seconds, even if the transfer has completed in less time. Once when you have uploaded a program with burst boot backdoor, further transfers will be ways faster. The table below shows transfer times for 0KByte - 256KByte files:

Boot Mode	Delay	Delay 1	_Delay 2
Double Burst	0.1s - 1.8s	0.1s - 3.7s	0.1s - 5.3s
Single Burst	0.1s - 3.6s	0.1s - 7.1s	0.1s - 10.6s
Normal Bios	4.0s - 9.0s	4.0s - 12.7s	4.0s - 16.3s

All timings measured on a 66MHz computer, best possible transmission speed should be 150KBytes/second. Timings might slightly vary depending on the CPU speed and/or operating system. Synchronization is done by I/O waitstates, that should work even on faster computers. Non-zero delays are eventually required for cables without pull-ups.

Requirements

Beside for the cable and plugs, no special requirements.

The cable should work with all parallel ports, including old-fashioned one-directional printer ports, as well as modern bi-directional EPP ports. Transfer timings should work stable regardless of the PCs CPU speed (see above though), and regardless of multitasking interruptions.

Both no\$gba and the actual transmission procedure are using some 32bit code, so that either one currently requires 80386SX CPUs or above.

Connection Examples

As far as I can imagine, there are four possible methods how to connect the cable to the GBA. The first two methods don't require to open the GBA, and the other methods also allow to connect optional power supply and reset signal.

- Connect it to the GBA link port. Advantage: No need to open/modify the GBA. Disadvantage: You need a special plug, (typically gained by removing it from a gameboy link cable).
- 2) Solder the cable directly to the GBA link port pins. Advantages: No plug required & no need to open the GBA. Disadvantages: You can't remove the cable, and the link port becomes unusable.
- 3) Solder the cable directly to the GBA mainboard. Advantage: No plug required at the GBA side. Disadvantage: You'll always have a cable leaping out of the GBA even when not using it, unless you put a small standard plug between GBA and cable.
- 4) Install a Centronics socket in the GBA (between power switch and headphone socket). Advantage: You can use a standard printer cable. Disadvantages: You need to cut a big hole into the GBAs battery box (which cannot be used anymore), the big cable might be a bit uncomfortable when holding the GBA.

Personally, I've decided to use the lastmost method as I don't like ending up with hundreds of special cables for different purposes, and asides, it's been fun to damage the GAB as much as possible.

Note

The above used PC parallel port signals are typically using 5V=HIGH while GBA link ports deal with 3V=HIGH. From my experiences, the different voltages do not cause communication problems (and do not damage the GBA and/or PC hardware), and after all real men don't care about a handful of volts, however, use at own risk.

AUX Xboo Flashcard Upload

Flashcard Upload

Allows to write data to flashcards which are plugged into GBA cartridge slot, cartridge is automatically started after writing. On initial power-up, hold down START+SELECT to prevent the GBA from booting the old program in the flashcard.

The Upload function in Utility menu uses flashcard mode for files bigger than 256KB (otherwise uses multiboot mode automatically). Also, there's a separate Upload to Flashcard function in Remote Access submenu, allowing to write files of 256KB or less to flashcard if that should be desired.

Supported Flashcards

Function currently tested with Visoly Flash Advance (FA) 256Mbit (32MB) Turbo cartridge. Should also work with older FA versions. Please let me know if you are using other flashcards which aren't yet supported.

Flashcard Performance

Writing to flashcards may become potentially slow because of chip erase/write times, cable transmission time, and the sheer size of larger ROM-images. However, developers whom are testing different builts of their project usually won't need to rewrite the complete flashcard, Xboo uses a highspeed checksum mechanism (16MB/sec) to determine which flashcard sector(s) have changed, and does then re-write only these sector(s).

To eliminate transmission time, data transfer takes place in the erase phases. Erase/write time depends on the flashcard type, should be circa 1-2 seconds per 256KB sector. Because the cartridge is programmed directly in the GBA there's no need to remove it from the GBA when writing to it.

Developers Advice

Locate your program fragments at fixed addresses, for example, code and data blocks each aligned to 64K memory boundaries, so that data remains at the same location even when the size of code changes. Fill any blank spaces by value FFh for faster write time. Reduce the size of your ROM-image by efficient memory use (except for above alignment trick). Include the burst boot backdoor in your program, allowing to re-write the flashcard directly without resetting the GBA.

Lamers Advice

Xboo Flashcard support does not mean to get lame & to drop normal multiboot support, if your program fits into 256KB then make it <both> flashcard <and> multiboot compatible - multiboot reduces upload time, increases your flashcard lifetime, and will also work for people whom don't own flashcards.

AUX Xboo Burst Boot Backdoor

When writing Xboo compatible programs, always include a burst boot "backdoor", this will allow yourself (and other people) to upload programs much faster as when using the normal GBA BIOS multiboot function. Aside from the improved transmission speed, there's no need to reset the GBA each time (eventually manually if you do not have reset connect), without having to press Start+Select (if cartridge inserted), and, most important, the time-consuming nintendo-logo intro is bypassed.

The Burst Boot Protocol

In your programs IRQ handler, add some code that watches out for burst boot IRQ requests. When sensing a burst boot request, download the actual boot procedure, and pass control to that procedure.

Use normal mode, 32bit, external clock for all transfers. The received highspeed loader (currently approx. 180h bytes) is to be loaded to and started at 3000000h, which will then handle the actual download operation.

Below is an example program which works with multiboot, burstboot, and as normal rom/flashcard. The source can be assembled with a22i (the no\$gba built-in assembler, see no\$gba utility menu). When using other/mainstream assemblers, you'll eventually have to change some directives, convert numbers from NNNh into 0xNNN format, and define the origin somewhere in linker/makefile instead of in source code.

```
;select 32bit ARM instruction set
.arm
.gba
                ;indicate that it's a gameboy advance program
                ;automatically fix the cartridge header checksum
.fix
                ;origin in RAM for multiboot-cable/no$gba-cutdown programs
org 2000000h
;cartridge header/multiboot header
                                ;-rom entry point
       rom start
 b
      \dots \overline{\mathsf{i}}\mathsf{nsert} logo here...
                               ;-nintento logo (156 bytes)
 dcb
       'XB00 SAMPLE '
                                ;-title (12 bytes)
 dcb
                               ;-game code (4 bytes), maker code (2 bytes)
 dcb
      0,0,0,0, 0,0
                                ;-fixed value 96h, main unit code, device type
 dcb
      96h,0,0
       0,0,0,0,0,0,0
                                ;-reserved (7 bytes)
 dcb
 dcb
                                 ;-software version number
                                ;-header checksum (set by .fix)
 dcb
      0
       0,0
                                ;-reserved (2 bytes)
 dcb
                                ;-multiboot ram entry point
       ram start
 b
                                ;-multiboot reserved bytes (destroyed by BIOS)
       0.0
 dcb
                                ;-blank padded (32bit alignment)
       0,0
 dcb
irg handler: ;interrupt handler (note: r0-r3 are pushed by BIOS)
        r1,4000000h
                                 ;\qet I/O base address,
 mov
 ldr
        r0,[r1,200h];IE/IF
                                ; read IE and IF,
                                ; isolate occurred AND enabled irgs,
 and
        r0,r0,r0,lsr 16
                                ; and acknowledge these in IF
 add
        r3,r1,200h ;IF
 strh
        r0,[r3,2]
 ldrh
        r3,[r1,-8]
                                ;\mix up with BIOS irg flags at 3007FF8h,
        r3, r3, r0
                                ; aka mirrored at 3FFFFF8h, this is required
 orr
        r3,[r1,-8]
                                ;/when using the (VBlank-)IntrWait functions
 strh
```

```
r3,r0,80h ;IE/IF.7 SIO ;\
 and
        r3.80h
                               ; check if it's a burst boot interrupt
 cmp
        r2,[r1,120h] ;SIODATA32 ; (if interrupt caused by serial transfer,
 ldrea
        r3,[msg brst]
                               ; and if received data is "BRST",
 ldreq
                               ; then jump to burst boot)
 cmpeq
        r2, r3
        burst boot
 beg
 ;... insert your own interrupt handler code here ...
                                ;-return to the BIOS interrupt handler
 bx
                ;requires incoming r1=4000000h
burst boot:
 ;... if your program uses DMA, disable any active DMA transfers here ...
 ldr r4,[msq okay]
      sio transfer
                                ; receive transfer length/bytes & reply "OKAY"
 bl
 mov
      r2.r0 :len
      r3,3000000h
                                ;\
                     ;dst
 mov
      r4,0 ;crc
 mov
@@lop:
 bl
       sio transfer
                                 download burst loader to 3000000h and up
 stmia [r3]!,r0
                     ;dst
 add
      r4,r4,r0
                     ;crc
 subs r2, r2, 4
                     ;len
      @@lop
 bhi
 bl
      sio transfer
                                ;-send crc value to master
       300\overline{0}000h ; ARM state!
                                ;-launch actual transfer / start the loader
sio transfer: ;serial transfer subroutine, 32bit normal mode, external clock
      r4,[r1,120h] ;siodata32 ;-set reply/send data
 ldr r0,[r1,128h] ;siocnt
                                ;\
      r0,r0,80h
                                : activate slave transfer
 orr
      r0,[r1,128h] ;siocnt
 str
@@wait:
      r0,[r1,128h] ;siocnt
 ldr
                                ; wait until transfer completed
 tst r0.80h
 bne
      @@wait
      r0,[r1,120h] ;siodata32 ;-get received data
 ldr
 bx
      ٦r
; - - -
msg boot dcb 'BOOT'
msg_okay dcb "OKAY"
                       ; ID codes for the burstboot protocol
msg brst dcb "BRST"
                        ;/
download rom to ram:
 mov r0,8000000h ;src/rom
 mov r1,2000000h ;dst/ram
 mov r2,40000h/16; length
                                ; transfer the ROM content
```

```
@@lop:
                               ; into RAM (done in units of 4 words/16 bytes)
ldmia [r0]!,r4,r5,r6,r7
                               ; currently fills whole 256K of RAM,
                               ; even though the proggy is smaller
stmia [r1]!,r4,r5,r6,r7
subs r2, r2, 1
bne @@lop
    r15,lr,8000000h-2000000h ;-return (retadr rom/8000XXXh -> ram/2000XXXh)
sub
init interrupts:
mov r4,4000000h
                               ;-base address for below I/O registers
                               ;\install IRQ handler address
ldr r0,=irq handler
str r0.[r4.-4] :IRO HANDLER :/at 3FFFFFC aka 3007FFC
mov r0.0008h
                               :\enable generating vblank irgs
strh r0,[r4,4h]
                  :DISPSTAT
                               ;/
                               ;\
mrs r0,cpsr
bic r0,r0,80h
                               ; cpu interrupt enable (clear i-flag)
msr cpsr,r0
mov r0.0
str r0,[r4,134h];RCNT
                               ; init SIO normal mode, external clock,
ldr r0,=5080h
                               ; 32bit, IRQ enable, transfer started
str r0,[r4,128h];SIOCNT
                               ; output "BOOT" (indicate burst boot prepared)
ldr r0,[msq boot]
str r0,[r4,120h];SI0DATA32
                               ;/
mov r0,1
                               ;\interrupt master enable
str r0,[r4,208h];IME=1
mov r0,81h
                               ;\enable execution of vblank IRQs,
str r0,[r4,200h];IE=81h
                               ;/and of SIO IROs (burst boot)
bx
    lr
rom start: ;entry point when booted from flashcart/rom
                               ;-download ROM to RAM (returns to ram start)
bl download rom to ram
ram start: ;entry point for multiboot/burstboot
mov r0.0feh
                               ;\reset all registers, and clear all memory
swi 10000h ;RegisterRamReset ;/(except program code in wram at 2000000h)
                              ;-install burst boot irg handler
bl init interrupts
mov r4,4000000h
                               :\enable video.
                               ;/by clearing the forced blank bit
strh r4,[r4,000h] ;DISPCNT
@@mainloop:
swi 50000h :VBlankIntrWait
                               ;-wait one frame (cpu in low power mode)
                               ;\increment the backdrop palette color
mov r5,5000000h
                               ; (ie. display a blinking screen)
str r8,[r5]
add r8, r8, 1
     @@mainloop
.pool
end
```

About this Document

About

GBATEK written 2001-2014 by Martin Korth, programming specs for the GBA and NDS hardware, I've been trying to keep the specs both as short as possible, and as complete as possible. The document is part of the no\$gba debuggers built-in help text.

Updates

The standalone does in TXT and HTM format are updated when having added any major changes to the document. The no\$gba built-in version will be updated more regularly, including for minor changes, along with all no\$gba updates.

Homepage

http://problemkaputt.de/gba.htm - no\$gba emulator homepage (freeware)

http://problemkaputt.de/gba-dev.htm - no\$gba debugger homepage

http://problemkaputt.de/gbapics.htm - no\$gba debugger screenshots

http://problemkaputt.de/gbatek.htm - gbatek html version

http://problemkaputt.de/gbatek.txt - gbatek text version

Feedback

If you find any information in this document to be misleading, incomplete, or incorrect, please say something! My spam-shielded email address is found at: http://problemkaputt.de/email.htm - contact

Mail from programmers only, please. No gaming questions, thanks.

Credits

Thanks for GBATEK fixes, and for info about GBA and NDS hardware,

- Jasper Vijn
- Remi Veilleux (DS video details)
- Randy Linden
- Sebastian Rasmussen
- Stephen Stair (DS Wifi)
- Cue (DS Firmware bits and bytes)
- Tim Seidel (DS Wifi RF2958 datasheet)
- Damien Good (DS Bios Dumping, and lots of e-Reader info)
- Kenobi and Dualscreenman (lots of ARDS/CBDS cheat info)
- Flubba (GBA X/Y-Axis tilt sensor, and GBA Gameboy Player info)
- DarkFader (DS Key2)

- Dstek by neimod (DS Sound)
- Christian Auby
- Jeff Frohwein
- NDSTech Wiki, http://www.bottledlight.com/ds/ (lots of DS info)

Formatting

TXT is 80 columns, TXT is 80 columns, TXT is 80 columns.

Don't trust anything else. Never.

Index

Contents

GBA Reference

GBA Technical Data

GBA Memory Map

GBA I/O Map

GBA LCD Video Controller

LCD I/O Display Control

LCD I/O Interrupts and Status

LCD I/O BG Control

LCD I/O BG Scrolling

LCD I/O BG Rotation/Scaling

LCD I/O Window Feature

LCD I/O Mosaic Function

LCD I/O Color Special Effects

LCD VRAM Overview

LCD VRAM Character Data

LCD VRAM BG Screen Data Format (BG Map)

LCD VRAM Bitmap BG Modes

LCD OBJ - Overview

LCD OBJ - OAM Attributes

LCD OBJ - OAM Rotation/Scaling Parameters

LCD OBJ - VRAM Character (Tile) Mapping

LCD Color Palettes

LCD Dimensions and Timings

GBA Sound Controller

GBA Sound Channel 1 - Tone & Sweep

GBA Sound Channel 2 - Tone

GBA Sound Channel 3 - Wave Output

GBA Sound Channel 4 - Noise

GBA Sound Channel A and B - DMA Sound

GBA Sound Control Registers

GBA Comparison of CGB and GBA Sound

GBA Timers

GBA DMA Transfers

GBA Communication Ports

SIO Normal Mode

SIO Multi-Player Mode

SIO UART Mode

SIO JOY BUS Mode

SIO General-Purpose Mode

SIO Control Registers Summary

GBA Wireless Adapter

GBA Wireless Adapter Games

GBA Wireless Adapter Login

GBA Wireless Adapter Commands

GBA Wireless Adapter Component Lists

GBA Infrared Communication

GBA Keypad Input

GBA Interrupt Control

GBA System Control

GBA GamePak Prefetch

GBA Cartridges

GBA Cartridge Header

GBA Cartridge ROM

GBA Cart Backup IDs

GBA Cart Backup SRAM/FRAM

GBA Cart Backup EEPROM

GBA Cart Backup Flash ROM

GBA Cart Backup DACS

GBA Cart I/O Port (GPIO)

GBA Cart Real-Time Clock (RTC)

GBA Cart Solar Sensor

GBA Cart Tilt Sensor

GBA Cart Gyro Sensor

GBA Cart Rumble

GBA Cart e-Reader

GBA Cart e-Reader Overview

GBA Cart e-Reader I/O Ports

GBA Cart e-Reader Dotcode Format

GBA Cart e-Reader Data Format

GBA Cart e-Reader Program Code

GBA Cart e-Reader API Functions

GBA Cart e-Reader VPK Decompression

GBA Cart e-Reader Error Correction

GBA Cart e-Reader File Formats

GBA Cart Unknown Devices

GBA Cart Protections

GBA Flashcards

GBA Cheat Devices

GBA Cheat Codes - General Info

GBA Cheat Codes - Codebreaker/Xploder

GBA Cheat Codes - Gameshark/Action Replay V1/V2

GBA Cheat Codes - Pro Action Replay V3

GBA Gameboy Player

GBA Unpredictable Things

NDS Reference

DS Technical Data

DS I/O Maps

DS Memory Maps

DS Memory Control

DS Memory Control - Cache and TCM

DS Memory Control - Cartridges and Main RAM

DS Memory Control - WRAM

DS Memory Control - VRAM

DS Memory Control - BIOS

DS Memory Timings

DS Video

DS Video Stuff

DS Video BG Modes / Control

DS Video OBJs

DS Video Extended Palettes

DS Video Capture and Main Memory Display Mode

DS Video Display System Block Diagram

DS 3D Video

DS 3D Overview

DS 3D I/O Map

DS 3D Display Control

DS 3D Geometry Commands

DS 3D Matrix Load/Multiply

DS 3D Matrix Types

DS 3D Matrix Stack

DS 3D Matrix Examples (Projection)

DS 3D Matrix Examples (Rotate/Scale/Translate)

DS 3D Matrix Examples (Maths Basics)

DS 3D Polygon Attributes

DS 3D Polygon Definitions by Vertices

DS 3D Polygon Light Parameters

DS 3D Shadow Polygons

DS 3D Texture Attributes

DS 3D Texture Formats

DS 3D Texture Coordinates

DS 3D Texture Blending

DS 3D Toon, Edge, Fog, Alpha-Blending, Anti-Aliasing

DS 3D Status

DS 3D Tests

DS 3D Rear-Plane

DS 3D Final 2D Output

DS Sound

DS Sound Channels 0..15

DS Sound Control Registers

DS Sound Capture

DS Sound Block Diagrams

DS Sound Notes

DS System and Built-in Peripherals

DS DMA Transfers

- **DS** Timers
- **DS** Interrupts
- **DS** Maths
- DS Inter Process Communication (IPC)
- **DS** Keypad
- **DS** Absent Link Port
- DS Real-Time Clock (RTC)
- DS Serial Peripheral Interface Bus (SPI)
- DS Touch Screen Controller (TSC)
- **DS** Power Management
- **DS Main Memory Control**
- DS Backwards-compatible GBA-Mode
- DS Debug Registers (Emulator/Devkits)
- DS Cartridges, Encryption, Firmware
- DS Cartridge Header
- DS Cartridge Secure Area
- DS Cartridge Icon/Title
- **DS** Cartridge Protocol
- **DS** Cartridge Backup
- DS Cartridge I/O Ports
- DS Cartridge NitroROM and NitroARC File Systems
- DS Cartridge PassMe/PassThrough
- DS Cartridge GBA Slot
- DS Cart Rumble Pak
- DS Cart Slider with Rumble
- **DS Cart Expansion RAM**
- DS Cart Unknown Extras
- DS Cart Cheat Action Replay DS
- DS Cart Cheat Codebreaker DS
- DS Encryption by Gamecode/Idcode (KEY1)
- DS Encryption by Random Seed (KEY2)
- DS Firmware Serial Flash Memory
- **DS** Firmware Header
- DS Firmware Wifi Calibration Data
- DS Firmware Wifi Internet Access Points
- DS Firmware User Settings
- **DS** Firmware Extended Settings

DS Wireless Communications

DS Wifi I/O Map

DS Wifi Control

DS Wifi Interrupts

DS Wifi Power-Down Registers

DS Wifi Receive Control

DS Wifi Receive Buffer

DS Wifi Receive Statistics

DS Wifi Transmit Control

DS Wifi Transmit Buffers

DS Wifi Transmit Errors

DS Wifi Status

DS Wifi Timers

DS Wifi Multiplay Master

DS Wifi Multiplay Slave

DS Wifi Configuration Ports

DS Wifi Baseband Chip (BB)

DS Wifi RF Chip

DS Wifi RF9008 Registers

DS Wifi Unknown Registers

DS Wifi Unused Registers

DS Wifi Initialization

DS Wifi Flowcharts

DS Wifi Hardware Headers

DS Wifi Multiboot

DS Wifi IEEE802.11 Frames

DS Wifi IEEE802.11 Managment Frames (Type=0)

DS Wifi IEEE802.11 Control and Data Frames (Type=1 and 2)

DS Xboo

DSi Reference

DSi Basic Differences to NDS

DSi I/O Map

DSi Control Registers (SCFG)

DSi XpertTeak (DSP)

DSi Teak Misc

DSi Teak I/O Ports (on ARM9 Side)

DSi Teak I/O Map (on Teak side)

DSi Teak I/O Ports (on Teak Side)

DSi Teak CPU Registers

DSi Teak CPU Control/Status Registers

DSi Teak CPU Address Config/Step/Modulo

DSi TeakLite II Instruction Set Encoding

DSi TeakLite II Operand Encoding

DSi New Shared WRAM (for ARM7, ARM9, DSP)

DSi New DMA

DSi SoundExt

DSi Advanced Encryption Standard (AES)

DSi AES I/O Ports

DSi AES Little-Endian High Level Functions

DSi AES Little-Endian Core Function and Key Schedule

DSi AES Little-Endian Tables and Test Values

DSi AES Big-Endian High Level Functions

DSi AES Big-Endian Core Function and Key Schedule

DSi AES Big-Endian Tables and Test Values

DSi ES Block Encryption

DSi Cartridge Header

DSi Touchscreen/Sound Controller

DSi Touchscreen Access

DSi TSC, Register Summary

DSi TSC[0:00h..1Ah], Basic PLL and Timing Control

DSi TSC[0:1Bh..23h], Codec Control

DSi TSC[0:24h..32h]. Status and Interrupt Flags

DSi TSC[0:33h..3Bh], Pin Control

DSi TSC[0:3Ch..55h], DAC/ADC and Beep

DSi TSC[0:56h..7Fh]. AGC and ADC

DSi TSC[1:xxh], DAC and ADC Routing, PGA, Power-Controls and MISC Logic

DSi TSC[3:xxh], Touchscreen/SAR Control and TSC[FCh:xxh], Buffer

DSi TSC[04h..05h:xxh], ADC Digital Filter Coefficient RAM

DSi TSC[08h..0Fh:xxh], DAC Digital Filter Coefficient RAM

DSi TSC[20h..2Bh:xxh], TSC[40h..5Fh:xxh] ADC/DAC Instruction RAM

DSi I2C Bus

DSi I2C I/O Ports

DSi I2C Signals

DSi I2C Device 4Ah (BPTWL chip)

DSi Aptina Camera Initialization

DSi Aptina Camera Registers: SYSCTL (0000h-0051h)

DSi Aptina Camera Registers: RX SS, FUSE, XDMA (0100h-099Fh)

DSi Aptina Camera Registers: CORE (3000h-31FFh, 38xxh)

DSi Aptina Camera Registers: SOC1 (3210h-33FDh)

DSi Aptina Camera Registers: SOC2 (3400h-3729h)

DSi Aptina Camera Variables: RAM/SFR/MON (GPIO/Monitor) (MCU:0000h-20xxh)

DSi Aptina Camera Variables: SEQ (Sequencer) (MCU:21xxh)

DSi Aptina Camera Variables: AE (Auto Exposure) (MCU:22xxh)

DSi Aptina Camera Variables: AWB (Auto White Balance) (MCU:23xxh)

DSi Aptina Camera Variables: FD (Anti-Flicker) (MCU:24xxh)

DSi Aptina Camera Variables: MODE (Mode/Context) (MCU:27xxh)

DSi Aptina Camera Variables: HG (Histogram) (MCU:2Bxxh)

DSi Alternate Cameras from Unknown Manufacturer

DSi Cameras

DSi SD/MMC Protocol and I/O Ports

DSi SD/MMC I/O Ports: Command/Param/Response/Data

DSi SD/MMC I/O Ports: Interrupt/Status

DSi SD/MMC I/O Ports: Control Registers

DSi SD/MMC I/O Ports: Unknown/Unused Registers

DSi SD/MMC I/O Ports: Misc

DSi SD/MMC Protocol: Command/Response/Register Summary

DSi SD/MMC Protocol: General Commands

DSi SD/MMC Protocol: Block Read/Write Commands

DSi SD/MMC Protocol: Special Extra Commands

DSi SD/MMC Protocol: CSR Register (32bit Card Status Register)

DSi SD/MMC Protocol: SSR Register (512bit SD Status Register)

DSi SD/MMC Protocol: OCR Register (32bit Operation Conditions Register)

DSi SD/MMC Protocol: CID Register (128bit Card Identification)

DSi SD/MMC Protocol: CSD Register (128bit Card-Specific Data)

DSi SD/MMC Protocol: CSD Register (128bit Card-Specific Data) Version 2.0

DSi SD/MMC Protocol: EXT CSD Register (4096bit Extended CSD Register) (MMC)

DSi SD/MMC Protocol: RCA Register (16bit Relative Card Address)

DSi SD/MMC Protocol: DSR Register (16bit Driver Stage Register) (Optional)

DSi SD/MMC Protocol: SCR Register (64bit SD Card Configuration Register)

DSi SD/MMC Protocol: PWD Register (128bit Password plus 8bit Password len)

DSi SD/MMC Protocol: State

DSi SD/MMC Protocol: Signals

DSi SDIO Special SDIO Commands

DSi SDIO Memory and I/O Maps

DSi SDIO Common Control Registers (CCCR)

DSi SDIO Function Basic Registers (FBR)

DSi SDIO Card Information Structures (CIS)

DSi SD/MMC Filesystem

DSi SD/MMC Partition Table (aka Master Boot Record aka MBR)

DSi SD/MMC Filesystem (FAT)

DSi SD/MMC Internal NAND Layout

DSi SD/MMC Bootloader

DSi SD/MMC Device List

DSi SD/MMC Complete List of SD/MMC Files/Folders

DSi SD/MMC Summary of SD/MMC Files/Folders

DSi SD/MMC Images

DSi SD/MMC DSiware Files on Internal eMMC Storage

DSi SD/MMC DSiware Files on External SD Card (.bin aka Tad Files)

DSi SD/MMC DSiware Files from Nintendo's Server

DSi SD/MMC DSiware Tickets and Title metadata

DSi SD/MMC Firmware dev.kp and cert.sys Certificate Files

DSi SD/MMC Firmware Font File

DS Cartridge Nitro Font Resource Format

LZ Decompression Functions

DSi SD/MMC Firmware Log Files

DSi SD/MMC Firmware Misc Files

DSi SD/MMC Firmware Wifi Firmware

DSi SD/MMC Firmware System Settings Data Files

DSi SD/MMC Firmware Version Data File

DSi SD/MMC Firmware Nintendo DS Cart Whitelist File

DSi SD/MMC Camera Files - Overview

DSi SD/MMC Camera Files - JPEG's

DSi SD/MMC Camera Files - pit.bin

DSi SD/MMC Flipnote Files

DSi Atheros Wifi SDIO Interface

DSi Atheros Wifi SDIO Function 0 Register Summary

DSi Atheros Wifi SDIO Function 1 Register Summary

DSi Atheros Wifi - SDIO Function 1 I/O - mbox wlan host reg

DSi Atheros Wifi Misc

DSi Atheros Wifi - Command Summary

DSi Atheros Wifi - Response Summary

DSi Atheros Wifi - Host Interest Area in RAM

DSi Atheros Wifi - BMI Bootloader Commands

DSi Atheros Wifi - WMI Misc Commands

DSi Atheros Wifi - WMI Misc Events

DSi Atheros Wifi - WMI Connect Functions

DSi Atheros Wifi - WMI Channel and Cipher Functions

DSi Atheros Wifi - WMI Scan Functions

DSi Atheros Wifi - WMI Bit Rate Functions

DSi Atheros Wifi - WMI Threshold Functions

DSi Atheros Wifi - WMI Error, Retry and Debug Functions

DSi Atheros Wifi - WMI Priority Stream Functions

DSi Atheros Wifi - WMI Roam Functions

DSi Atheros Wifi - WMI Power Functions

DSi Atheros Wifi - WMI Statistics Function

DSi Atheros Wifi - WMI Bluetooth Coexistence (older AR6002)

DSi Atheros Wifi - WMI Wake on Wireless (WOW) Functions

DSi Atheros Wifi - WMI General Purpose I/O (GPIO) Functions

DSi Atheros Wifi - Unimplemented WMI Misc Functions

DSi Atheros Wifi - Unimplemented WMI Bluetooth Coexistence (newer AR6002)

DSi Atheros Wifi - Unimplemented WMI Bluetooth Coexistence (AR6003)

DSi Atheros Wifi - Unimplemented WMI DataSet Functions

DSi Atheros Wifi - Unimplemented WMI AP Mode Functions

DSi Atheros Wifi - Unimplemented WMI DFS Functions

DSi Atheros Wifi - Unimplemented WMI P2P Functions

DSi Atheros Wifi - Unimplemented WMI WAC Functions

DSi Atheros Wifi - Unimplemented WMI RF Kill and Store/Recall Functions

DSi Atheros Wifi - Unimplemented WMI THIN Functions

DSi Atheros Wifi - Unimplemented WMI Pyxis Functions

DSi Atheros Wifi I2C EEPROM

DSi Atheros Wifi Internal Hardware

DSi Atheros Wifi - Xtensa CPU Registers

DSi Atheros Wifi - Xtensa CPU Core Opcodes

DSi Atheros Wifi - Xtensa CPU Optional General Opcodes

DSi Atheros Wifi - Xtensa CPU Optional Exception/Cache/MMU Opcodes

- DSi Atheros Wifi Xtensa CPU Optional Floating-Point Opcodes
- DSi Atheros Wifi Xtensa CPU Optional MAC16 Opcodes
- DSi Atheros Wifi Xtensa CPU Opcode Encoding Tables
- DSi Atheros Wifi Internal Memory Map
- DSi Atheros Wifi Internal I/O Map Summary (hw2.0)
- DSi Atheros Wifi Internal I/O Map Summary (hw4.0)
- DSi Atheros Wifi Internal I/O Map Summary (hw6.0)
- DSi Atheros Wifi Internal I/O Unknown and Unused Registers (hw2)
- DSi Atheros Wifi Internal I/O 004000h RTC/Clock SOC (hw2/hw4/hw6)
- DSi Atheros Wifi Internal I/O 00x000h RTC/Clock WLAN (hw2/hw4/hw6)
- DSi Atheros Wifi Internal I/O 0xx240h RTC/Clock SYNC (hw6)
- DSi Atheros Wifi Internal I/O 006000h WLAN Coex (MCI) (hw6)
- DSi Atheros Wifi Internal I/O 00x000h Bluetooth Coex (hw4/hw6)
- DSi Atheros Wifi Internal I/O 00x000h Memory Control (hw2/hw4/hw6)
- DSi Atheros Wifi Internal I/O 00C000h Serial UART (hw2/hw4/hw6)
- DSi Atheros Wifi Internal I/O 00E000h UMBOX Registers (hw4/hw6)
- DSi Atheros Wifi Internal I/O 010000h Serial I2C/SPI (hw2/hw4/hw6)
- DSi Atheros Wifi Internal I/O 014000h GPIO 18/26/57 pin (hw2/hw4/hw6)
- DSi Atheros Wifi Internal I/O 018000h MBOX Registers (hw2/hw4/hw6)
- DSi Atheros Wifi Internal I/O 01C000h Analog Intf (hw2)
- DSi Atheros Wifi Internal I/O 01C000h Analog Intf (hw4/hw6)
- DSi Atheros Wifi Internal I/O 020000h WMAC DMA (hw4/hw6)
- DSi Atheros Wifi Internal I/O 020080h WMAC IRQ Interrupt (hw4/hw6)
- DSi Atheros Wifi Internal I/O 020800h WMAC QCU Queue (hw4/hw6)
- DSi Atheros Wifi Internal I/O 021000h WMAC DCU (hw4/hw6)
- DSi Atheros Wifi Internal I/O 028000h WMAC PCU (hw2/hw4/hw6)
- DSi Atheros Wifi Internal I/O 029800h BB Baseband (hw4/hw6)
- DSi Atheros Wifi Internal I/O 0xxx00h RDMA Registers (hw4/hw6)
- DSi Atheros Wifi Internal I/O 03x000h EFUSE Registers (hw4/hw6)
- DSi Atheros Wifi Internal I/O 034000h More Stuff (hw6)
- **DSi GPIO Registers**
- DSi Console IDs
- DSi Unknown Registers
- **DSi Notes**
- **DSi Exploits**
- DSi Regions
- **ARM CPU Reference**

ARM CPU Overview

ARM CPU Register Set

ARM CPU Flags & Condition Field (cond)

ARM CPU 26bit Memory Interface

ARM CPU Exceptions

ARM CPU Memory Alignments

ARM Instruction Summary

ARM Opcodes: Branch and Branch with Link (B, BL, BX, BLX, SWI, BKPT)

ARM Opcodes: Data Processing (ALU)

ARM Opcodes: Multiply and Multiply-Accumulate (MUL, MLA)

ARM Opcodes: Special ARM9 Instructions (CLZ, QADD/QSUB)

ARM Opcodes: PSR Transfer (MRS, MSR)

ARM Opcodes: Memory: Single Data Transfer (LDR, STR, PLD)

ARM Opcodes: Memory: Halfword, Doubleword, and Signed Data Transfer

ARM Opcodes: Memory: Block Data Transfer (LDM, STM)

ARM Opcodes: Memory: Single Data Swap (SWP)

ARM Opcodes: Coprocessor Instructions (MRC/MCR, LDC/STC, CDP, MCRR/MRRC)

THUMB Instruction Summary

THUMB Opcodes: Register Operations (ALU, BX)

THUMB Opcodes: Memory Load/Store (LDR/STR)

THUMB Opcodes: Memory Addressing (ADD PC/SP)

THUMB Opcodes: Memory Multiple Load/Store (PUSH/POP and LDM/STM)

THUMB Opcodes: Jumps and Calls

ARM Pseudo Instructions and Directives

ARM CP14 ICEbreaker Debug Communications Channel

ARM CP15 System Control Coprocessor

ARM CP15 Overview

ARM CP15 ID Codes

ARM CP15 Control Register

ARM CP15 Memory Managment Unit (MMU)

ARM CP15 Protection Unit (PU)

ARM CP15 Cache Control

ARM CP15 Tightly Coupled Memory (TCM)

ARM CP15 Misc

ARM CPU Instruction Cycle Times

ARM CPU Versions

ARM CPU Data Sheet

BIOS Functions

BIOS Function Summary

BIOS Differences between GBA and NDS functions

BIOS Arithmetic Functions

BIOS Rotation/Scaling Functions

BIOS Decompression Functions

BIOS Memory Copy

BIOS Halt Functions

BIOS Reset Functions

BIOS Misc Functions

BIOS Multi Boot (Single Game Pak)

BIOS Sound Functions

BIOS SHA1 Functions (DSi only)

BIOS RSA Functions (DSi only)

BIOS RSA Basics

BIOS RSA Pseudo Code

BIOS RAM Usage

BIOS Dumping

External Connectors

AUX GBA Game Pak Bus

AUX DS Game Card Slot

AUX Link Port

AUX Sound/Headphone Socket and Battery/Power Supply

AUX DSi SD/MMC Pin-Outs

AUX Opening the GBA

AUX Mainboard

AUX DSi Component Lists

AUX DSi Internal Connectors

AUX DSi Chipset Pinouts

<u>Pinouts - CPU - Signal Summary</u>

Pinouts - CPU - Pinouts

Pinouts - Audio Amplifiers

Pinouts - LCD Cables

Pinouts - Power Switches, DC/DC Converters, Reset Generators

Pinouts - Wifi

Pinouts - Various

AUX Xboo PC-to-GBA Multiboot Cable

AUX Xboo Flashcard Upload
AUX Xboo Burst Boot Backdoor
About this Document

[extracted from no\$gba v2.9b documentation]