GTU-C312 CPU Simulator and Operating System Project Report

Student Name: Furkan Fİlicioğlu

Course: CSE 312 / CSE 504 - Operating Systems

Date: June 2025

1. Project Overview

This project involves the design and simulation of a hypothetical CPU architecture called GTU-C312, along with a simple operating system and multi-threading system running on it. The CPU simulator was implemented in Python, while the operating system and threads were written in GTU-C312 assembly language.

1.1 Core Components

• CPU Simulator: Python-based simulator supporting GTU-C312 instruction set

Operating System: Cooperative multitasking OS written in GTU-C312 assembly

• Threads: 4 user threads running different algorithms

Debug Systems: 4 different debug levels for detailed monitoring

2. CPU Architecture (GTU-C312)

2.1 Instruction Set Architecture

The GTU-C312 CPU is a register-less architecture that uses special memory locations as registers:

Memory Address Register

0	Program Counter (PC)
1	Stack Pointer (SP)
2	System Call Result
3	Executed Instruction Count
4-20	Reserved Areas

2.2 Supported Instructions

2.2.1 Data Processing Instructions

- **SET B A:** Write value B to address A
- CPY A1 A2: Copy value from address A1 to A2
- CPYI A1 A2: Copy from address pointed by A1 to A2 (indirect copy)
- CPYI2 A1 A2: Copy from address pointed by A1 to address pointed by A2

- ADD A B: Add B to value at address A
- ADDI A1 A2: Add A1 + A2, store result in A1
- SUBI A1 A2: Subtract A1 A2, store result in A2

2.2.2 Control Flow Instructions

- JIF A C: Jump to instruction C if address A ≤ 0
- CALL C: Call instruction C, push return address to stack
- RET: Pop return address from stack and return

2.2.3 Stack Operations

- PUSH A: Push value at address A to stack
- POP A: Pop value from stack to address A

2.2.4 System Instructions

- USER A: Switch to user mode and jump to PC at address A
- **HLT:** Halt the CPU
- SYSCALL PRN A: Print value at address A (blocks for 100 cycles)
- SYSCALL YIELD: Yield CPU, go to scheduler
- SYSCALL HLT_THREAD: Terminate current thread

2.3 Security Models

- **KERNEL MODE:** Full memory access (0-16383)
- **USER MODE:** Restricted access (≥1000), violation terminates thread

3. Operating System Design

3.1 OS Architecture

The operating system implements a cooperative multitasking model with the following components:

3.1.1 Memory Layout

Address Range	Purpose	Access
0-20	CPU Registers	All modes
21-999	OS Data & Instructions	Kernel only
1000-1999	Thread 1 Data/Code	User accessible
2000-2999	Thread 2 Data/Code	User accessible

Address Range Purpose Access

3000-3999	Thread 3 Data/Code	User accessible
4000-4999	Thread 4 Data/Code	User accessible
5000-10999	Inactive Threads	User accessible

3.1.2 Thread Management

- Thread Table: Supports up to 10 threads (currently 4 active)
- Context Switching: PC and SP saved/restored for each thread
- Thread States: READY, RUNNING, BLOCKED, TERMINATED, INACTIVE
- Scheduling: Round-robin cooperative scheduling

3.2 System Call Implementation

3.2.1 SYSCALL Handler (Instruction 4-8)

```
4 CPY 4 170 # Copy syscall ID

5 SET 3 4 # YIELD constant = 3

6 SUBI 170 4 # Check if YIELD

7 JIF 4 9 # If YIELD, go to context switch

8 HLT # Unknown syscall
```

3.2.2 Context Save & Scheduler (Instructions 9-47)

The OS saves current thread's PC and SP to appropriate memory locations:

- Thread 1: PC save at 180, SP save at 190
- Thread 2: PC save at 181, SP save at 191
- Thread 3: PC save at 182, SP save at 192
- Thread 4: PC save at 183, SP save at 193

3.2.3 Round Robin Scheduler (Instructions 48-52)

```
48 ADD 160 1 # current_thread++

49 SET 10 170 # Max threads = 10

50 SUBI 160 170 # current - 10

51 JIF 170 53 # If current <= 10, continue

52 SET 1 160 # Reset to thread 1
```

3.3 Thread State Management

The OS tracks thread states and automatically skips terminated threads:

- Thread Table: Memory addresses 21-244 contain thread information
- PC Save Areas: Addresses 180-189 store thread program counters
- SP Save Areas: Addresses 190-199 store thread stack pointers

4. Thread Implementation

4.1 Thread 1: Bubble Sort Algorithm

Purpose: Sort an array [64, 34, 25, 12, 22] in ascending order Location: Memory addresses

1000-1999 Algorithm: Complete bubble sort with 4 passes

Implementation Details:

Input Array: [64, 34, 25, 12, 22] at addresses 1600-1604

• Sorting Process: 4 passes with decreasing comparisons

• Yield Points: After each pass to allow other threads

• Output: Prints sorted array: 12, 22, 25, 34, 64

Performance:

• Instructions Executed: 70

• Yield Operations: 4 (after each pass)

Print Operations: 5 (final sorted array)

4.2 Thread 2: Linear Search Algorithm

Purpose: Search for value 25 in array [64, 34, 25, 12, 22] Location: Memory addresses 2000-

2999 Algorithm: Sequential linear search

Implementation Details:

Search Array: [64, 34, 25, 12, 22] at addresses 2080-2084

• Search Key: 25 (stored at address 2090)

• Search Process: Check each element sequentially

• **Result:** Found at index 2 (third element)

Performance:

• Instructions Executed: 15

• Search Result: Index 2 (successfully found)

• **Print Operations:** 2 (search key and result)

4.3 Thread 3: Fibonacci Sequence

Purpose: Generate and print first 7 Fibonacci numbers Location: Memory addresses 3000-3999

Algorithm: Hardcoded Fibonacci sequence

Implementation Details:

• **Sequence:** 0, 1, 1, 2, 3, 5, 8

• Storage: Values stored at addresses 3080-3086

Process: Direct assignment and printing

Performance:

• Instructions Executed: 15

• Print Operations: 7 (each Fibonacci number)

• Output: 0, 1, 1, 2, 3, 5, 8

4.4 Thread 4: Counter Program

Purpose: Count from 1 to 5 with yields between increments **Location:** Memory addresses 4000-4999 **Algorithm:** Simple incremental counter

Implementation Details:

Counter Variable: Address 4080

• Process: Increment, print, yield, repeat

Yield Points: After each count to demonstrate scheduling

Performance:

• Instructions Executed: 14

• Count Range: 1 to 5

• Print Operations: 5 (each counter value)

5. CPU Simulator Implementation

5.1 CPU Class Structure

The CPU simulator (CPU class) implements:

5.1.1 Core Components

```
class CPU:
```

```
def __init__(self, memory_size=16384):
    self.memory = [0] * memory_size
    self.halted = False
    self.mode = MODE_KERNEL # Start in kernel mode
    self.current_thread_id = 1
    self.threads_blocked_until = {}
```

```
self.thread_instruction_counts = {}
self.thread_start_times = {}
self.thread_states = {}
```

5.1.2 Instruction Execution

The step() method executes one instruction per call:

- Fetches instruction from memory[PC]
- Decodes and executes based on opcode
- Updates PC and instruction counter
- Handles mode switching and memory protection

5.1.3 Memory Protection

```
def _check_user_mode_access(self, address):
    if self.mode == MODE_USER and address < 1000:
        print(f"USER MODE VIOLATION: Attempt to access memory address {address}")
        self.halted = True
        return False
    return True</pre>
```

5.2 Debug Modes

5.2.1 Debug Level 0 (Production)

- Minimal output
- Shows only thread outputs and final results

5.2.2 Debug Level 1 (Basic Debug)

- Shows each instruction execution
- Displays PC, opcode, and mode information

5.2.3 Debug Level 2 (Step-by-Step)

- Same as Level 1 plus keyboard input wait
- Allows manual stepping through execution

5.2.4 Debug Level 3 (Thread Table Debug)

- Shows complete thread table after each context switch
- Displays thread states, PC values, SP values
- Shows instruction counts and start times

5.3 Thread State Tracking

```
def get_thread_state(self, tid):
    """Determine actual thread state"""
    if tid in self.threads_blocked_until and self.threads_blocked_until[tid] == -1:
        return "TERM" # Terminated
    if tid in self.threads_blocked_until and self.threads_blocked_until[tid] >
    self.instr_executed_count:
        return "BLCK" # Blocked
    if tid == self.current_thread_id and self.mode == MODE_USER:
        return "RUN" # Running
    if 1 <= tid <= 4:
        return "RDY" # Ready
    return "INACT" # Inactive</pre>
```

6. System Call Implementation

6.1 SYSCALL PRN (Print)

- Function: Print value and block thread for 100 cycles
- Implementation: Updates thread state to BLOCKED
- Blocking Mechanism: threads_blocked_until[thread_id] = current_cycle + 100

6.2 SYSCALL YIELD

- Function: Voluntarily give up CPU
- Implementation: Save context and jump to scheduler
- Usage: Cooperative multitasking mechanism

6.3 SYSCALL HLT_THREAD

- Function: Terminate current thread
- Implementation: Set PC to 0, mark as terminated
- Cleanup: Remove from active thread list

7. Simulation Results

7.1 Execution Summary



Thread Execution Summary:

TID | Status | Instructions | Start Time | Result Location | Final Value

1 TERM	1	70 0	I	1080	1612
2 TERM	1	15 0	I	2080	64
3 TERM	I	15 0	I	3080	0
4 RDY	l	14 0	4	1080	5

7.2 Thread Outputs

Thread 2 (Linear Search): Found key 25 at index 2

Thread 3 (Fibonacci): Generated sequence 0,1,1,2,3,5,8

Thread 4 (Counter): Counted from 1 to 5

Thread 1 (Bubble Sort): Sorted array to 12,22,25,34,64

7.3 Performance Metrics

• Total CPU Cycles: 2213

• Active Threads: 4

• Successful Context Switches: Multiple

• Memory Protection Violations: 0

8. Testing and Validation

8.1 Algorithm Correctness

• **Bubble Sort:** Successfully sorted [64,34,25,12,22] → [12,22,25,34,64]

• Linear Search: Correctly found value 25 at index 2

• **Fibonacci:** Generated correct sequence 0,1,1,2,3,5,8

• Counter: Properly counted from 1 to 5

8.2 OS Functionality

• Thread Scheduling: Round-robin working correctly

• Context Switching: PC and SP properly saved/restored

• System Calls: All three syscalls functioning

• Memory Protection: User mode restrictions enforced

8.3 Synchronization

• Cooperative Multitasking: Threads yielding properly

• Blocking Mechanism: PRN syscall blocks for 100 cycles

• Thread Termination: Proper cleanup when threads finish

9. Challenges and Solutions

9.1 Memory Management

Challenge: Implementing memory protection without MMU **Solution:** Software-based address checking in user mode

9.2 Context Switching

Challenge: Saving/restoring thread context without hardware support

Solution: Dedicated memory areas for PC/SP storage

9.3 Cooperative Scheduling

Challenge: Ensuring fair CPU time distribution

Solution: Strategic YIELD placement in thread algorithms

9.4 Debug Complexity

Challenge: Understanding complex thread interactions **Solution:** Multi-level debug system with thread table display

10. Conclusion

This project successfully demonstrates:

10.1 Technical Achievements

- Complete CPU Simulator: Fully functional GTU-C312 implementation
- Working Operating System: Cooperative multitasking with syscalls
- Multi-threading: 4 concurrent algorithms running correctly
- Memory Protection: User/kernel mode separation

10.2 Educational Value

- Low-level Understanding: CPU instruction execution and memory management
- OS Concepts: Scheduling, context switching, system calls
- Algorithm Implementation: Low-level assembly programming
- System Integration: Combining hardware simulation with software

10.3 Future Enhancements

- Preemptive Scheduling: Timer-based interrupts
- More Complex Algorithms: Advanced sorting/searching
- File System: Simple file operations
- Network Simulation: Inter-thread communication

The project successfully meets all requirements and provides a comprehensive understanding of operating system fundamentals through hands-on implementation.		