














SYSTEM TOP LEVEL VIEW




OPTICAL INPUT




Title		
Size A4	Number	Revision
Date:	5.07.2023	Sheet of
File:	C:\PROJECTS\...\Opto_inputs.SchDoc	Drawn By:

ETHERNET PHY




POWER - REGULATORS






Title		
Size A3	Number	Revision
Date:	5.07.2023	Sheet of
File:	C:\PROJECTS\...\POWER.SchDoc	Drawn By:

Optical Output




Title		
Size	Number	Revision
A4		
Date:	5.07.2023	Sheet of
File:	C:\PROJECTS\..\Opto_outputs.SchDoc	Drawn By:

EXT PORTS




Title		
Size	Number	Revision
A4		
Date:	5.07.2023	Sheet of
File:	C:\PROJECTS\...\PORTS_DRIVER.SchDoc	Drawn By:

SINGLE EXT PORT CONNECTOR



Title		
Size	Number	Revision
A4		
Date:	5.07.2023	Sheet of
File:	C:\PROJECTS\...\PORT_SINGLE.SchDoc	Drawn By:

USB



Title		
Size	Number	Revision
A3		
Date:	5.07.2023	Sheet of
File:	C:\PROJECTS\...\USB.SchDoc	Drawn By: