


D



A




C




Title		
Size A2	Number	Revision
Date: 5.07.2023	Sheet of	
File: C:\Users\... \ALL_channels\SchDoc	Drawn By:	
	8	

Single channel (8xTp, 1x SHIFT REG for P mosfets, 1xSHIFT REG for Nmosfets, 1X MUX)




Title		
Size	Number	Revision
A3		
Date:	5.07.2023	Sheet of
File:	C:\Users\...8pins together.SchDoc	Drawn By:

The diagram shows a PMOS transistor with its gate connected to its source (node 3) and its drain connected to V_{in} through a resistor R_{Vin} . The gate is also connected to an "ADC SENSE" input. The source is connected to node 3, which is also connected to the drain of an NMOS transistor. The NMOS transistor's gate is connected to "input impedance logic" and its source is connected to ground. A resistor R_{path} is connected between node 3 and the drain of the NMOS transistor. The NMOS transistor is labeled with parameters $nRDS(on)$ and r . The output voltage V_{out} is taken from node 3. A reference voltage V_{ref} is applied to the non-inverting input of a comparator. The comparator's output is labeled "V comparator". The comparator's inverting input is connected to ground. The text "Output level logic" is written vertically next to the PMOS transistor. The text "2x this with different labels..." is written at the bottom of the slide.



POWER - REGULATORS

$R1 = (V_{out}/0.8-1)*R2$; $R2 = 50k\Omega$
5V : shfregs/comps/mux - (Worst case cca 440mA)



Title		
Size	Number	Revision
A3		
Date:	5.07.2023	Sheet of
File:	C:\Users\...\POWER.SchDoc	Drawn By: