




# SYSTEM TOP LEVEL VIEW

Connection to the control card



GROUND



Vpins

3V3

Vref

U\_ALL\_channels  
ALL\_channels.SchDoc

Analog Frontend

shift registers

MUX for channels 1-5

MUX for channels 6-10


MUX - Douts

Power


reference (DAC)

RESISTANCE MEASUREMENTS

ANALOG MODULE CONTROLLED BY MUXES AND SHFT REGISTERS + 96PIN connector




Connector (80 BRC TPs)



HARTING 96 PIN 3 rows


Title		
Size	Number	Revision
A2		
Date	12.08.2022	Sheet of
File	C:\Users\main\scheme\SchDoc	Drawn By:

ALL 80 pins - controlled by 2x5 (for P and N MOSFETS) + 2x5MUXES





Title		
Size	Number	Revision
A2		
Date:	12.08.2023	Sheet of
File:	C:\Users\ALL_channels\SchDoc	Drawn By:

Single channel (8xTp, 1x SHIFT REG for P mosfets, 1xSHIFT REG for Nmosfets, 1X MUX)



Title		
Size	Number	Revision
A3		
Date:	12.08.2022	Sheet of
File:	C:\Users\...\8pins_together.SchDoc	Drawn By:

# Analog frontend for 2 channels (dual comparator with P and N MOSFETS)



Title		
Size A4	Number	Revision
Date:	12.08.2022	Sheet of
File:	C:\Users\...\TPs.SchDoc	Drawn By:

# POWER - REGULATORS

$R1 = (V_{out}/0.8-1)*R2$  ;  $R2 = 50k\Omega$   
5V : shfregs/comps/mux - (Worst case cca 440mA)

A

B

C


D

A

B

C

D



Title		
Size	Number	Revision
A3		
Date:	12.08.2022	Sheet of
File:	C:\Users\...POWER.SchDoc	Drawn By: