

one block  
does  
everything

IF:  
Fetch

PC  
PC+4

DE:  
Decode



Dec. Signal

RS1  
RS2  
PC  
PC+4  
IType  
A  
B  
EStt

EX:  
Execute

MemRead  
MemWrite  
Jalr  
Branch  
Jal  
Rs source  
ALU src  
PC+4  
? RS2

MEM:  
Memory


PC+4  
Rf\_wrs  
ALURes  
RegWrite  
IR[9]

WB:  
Writeback









reg write  
Low  
branch  
store

high  
Jal  
write reg file

Mem/Ex hazard



Br



opcode

OTTER  
Architecture  
V3.0

addi inst  
write to reg  
AU/PC -> takes PC  
counter  
into account

FU