


## TCP – AXI-GPIO Verification

### TCP overview:

The goal of this project is to create a UVM based verification environment for **Xilinx LogiCORE IP AXI-GPIO** core, which provides a general purpose input/output interface to **AXI4-Lite interface**. Two environments are created, one for AXI4-Lite interface and other for GPIO interface. The two of them are integrated together in the base test. Different test cases are designed in which sequences for both environments are run to achieve the desired result for that test case.

### Verification Testbench Architecture:



## TestBench Top:

All the relevant files for the verification are included as header in the top module. Following parameters are set for this design:

```
C_S_AXI_ADDR_WIDTH = 9  
C_S_AXI_DATA_WIDTH = 32  
C_GPIO_WIDTH = 32  
C_GPIO2_WIDTH = 32
```

Clock and reset are declared. 3 static interfaces **axi\_intf**, **gpio\_intf** and **clk\_rst\_if** are created and set using config\_db. The design module “**axi\_gpio\_0**” is instantiated and the DUT signals are connected with the corresponding interface signals. The clock is set active through the clk\_rst\_if interface. Finally the specific test is set to run.

## Tests Library:

### Base\_test:

The **axi\_env**, **gpio\_env** and **scoreboard** are instantiated here. All 3 interfaces are set here using config\_db. The respective monitors' analysis ports are connected to the respective ports in the scoreboard in the connect phase. **Reset** is applied in the reset phase. Moreover, an objection is raised in the pre main phase and dropped in the post main phase of the run phase.

The objection is also raised in the main phase of the run phase of the extended test classes. After running the required sequences the objection is dropped in the same phase. The relevant sequences are instantiated in the respective test classes extended from this base\_test.

**Topology Report** is printed at the end of the elaboration phase to observe the hierarchy of the testbench. The detailed explanation of all instantiated components is as follows:

### Interfaces:

Following interfaces are used for communication between DUT and the testbench:

- **axi\_intf**: monitors AXI write address, write data, response, read address, read data response signals. This acts as the AXI slave interface. The clocking blocks for corresponding driver and monitor are created.
- **gpio\_intf**: monitors GPIO input, output and direction signals for both channels. Also monitors the interrupt signal if enabled. The clocking blocks for corresponding driver and monitor are created.

- **clk\_rst\_if:** monitors clock and reset. It is mainly responsible for activating the clock and resetting the design.

## **AXI Environment:**

Two agents are built in this environment:

### **Write\_Agent:**

This agent controls 3 channels of AXI i.e write address, write data and response channel.

- **Write\_Sequencer:** Drives the write sequences.
- **Write\_Driver:** Gets the next item from write\_sequencer and drives the signals onto the axi\_intf following the AXI protocol. The 3 channels are driven in parallel.
- **Write\_Monitor:** Waits for the output condition for each channel, gets the signals from the axi\_intf and then writes them to the analysis port. The 3 channels are monitored in parallel.

These handles of these 3 classes are instantiated in agent. The seq\_item\_export of the sequencer is connected to the seq\_item\_port of the driver.

### **Read\_Agent:**

This agent controls the remaining 2 channels of AXI i.e read address and read data response channel.

- **Read\_Sequencer:** Drives the read sequences.
- **Read\_Driver:** Gets the next item from read\_sequencer and drives the signals onto the axi\_intf following the AXI protocol. The 2 channels are driven in parallel.
- **Read\_Monitor:** Waits for the output condition for each channel, gets the signals from the axi\_intf and then writes them to the analysis port. The 2 channels are monitored in parallel.

These handles of these 3 classes are instantiated in agent. The seq\_item\_export of the sequencer is connected to the seq\_item\_port of the driver.

## **GPIO Environment:**

One agent for GPIO is instantiated in this environment.

### **GPIO\_Agent:**

This agent controls the signals of the gpio\_intf.

- **GPIO\_Sequencer:** Drives the GPIO sequences.
- **GPIO\_Driver:** Gets the next item from gpio\_sequencer and drives the signals onto the gpio\_intf following the GPIO protocol. The 2 channels are driven sequentially.

- **GPIO\_Monitor:** Gets the signals from the `gpio_intf`, compares them with the `previous_gpio_intf` signal. If there is any transition in one of them, then the signals are written to the analysis port and the `previous_gpio_intf` signals are updated with new ones.

These handles of these 3 classes are instantiated in agent. The `seq_item_export` of the sequencer is connected to the `seq_item_port` of the driver.

## ScoreBoard:

In scoreboard, 3 analysis ports are declared: 1 gets the **gpio\_pkt** from `gpio_monitor` analysis port, and the other 2 gets the **axi\_pkt** from analysis ports of AXI `write_monitor` and `read_monitor`. Some incoming `axi_pkts` are compared with the corresponding `gpio_pkts` to verify them correctly. These usually include the packets that set the direction of GPIO pins and write or read from GPIO pins. Other `axi_pkts` are verified by checking whether the valid value is written or not. These include writing the global and local interrupt registers. The **total incoming packets**, **matched packets** and **mismatched packets** are counted and then reported in the report phase.

## Axi\_Seq\_Item:

A transaction is created for the **axi\_intf** signals. All signals are declared as logic. The write address, write data and read address signals are declared as rand.

## Gpio\_Seq\_item:

A transaction is created for the **gpio\_intf** signals. All signals are declared as logic. The channel 1 & 2 input signals are declared as rand.

## Gpio\_Seqs:

A **gpio\_base\_seq** creates the handle for `gpio_seq_item`. From this, a simple **gpio\_seq** is extended that generates some random values for channel 1 & 2 inputs.

## Axi\_Seqs:

An **axi\_base\_seq** creates the handle for `axi_seq_item`. From this, two separate sequences for read and write are extended:

## Axi\_write\_seq:

A simple `axi_write_seq` creates the sequence that randomizes the write address and write data signals. From this, some fixed sequences are extended which are then used in the specific test accordingly. Those sequences are as follows:

- `Axi_write_tir_1_in`
- `Axi_write_tir_1_out`
- `Axi_write_data_1`

- Axi\_write\_tir\_2\_in
- Axi\_write\_tir\_2\_out
- Axi\_write\_data\_2
- Axi\_write\_GIER
- Axi\_write\_IPIER\_1
- Axi\_write\_IPIER\_2
- Axi\_write\_IPIER\_1\_2
- Axi\_write\_IPISR\_1
- Axi\_write\_IPISR\_2
- Axi\_write\_IPISR\_1\_2

### **Axi\_read\_seq:**

A simple axi\_read\_seq creates the sequence that randomizes the read address signal. From this, some fixed sequences are extended which are then used in the specific test accordingly. Those sequences are as follows:

- Axi\_read\_data\_1
- Axi\_read\_tir\_1
- Axi\_read\_data\_2
- Axi\_read\_tir\_2
- Axi\_read\_GIER
- Axi\_read\_IPIER
- Axi\_read\_IPISR

### **Test cases:**

Following test cases were made for the testing of the AXI-GPIO verification environment. All the tests were PASSED.

- GPIO\_ch\_1\_all\_input
- GPIO\_ch\_1\_all\_output
- GPIO\_ch\_2\_all\_input
- GPIO\_ch\_2\_all\_output
- GPIO\_ch\_1\_2\_input
- GPIO\_ch\_1\_2\_output
- GPIO\_ch\_1\_input\_2\_output
- GPIO\_ch\_1\_output\_2\_input
- GPIO\_ch\_1\_2\_intr\_en\_with\_input\_at\_ch\_any
- GPIO\_ch\_1\_intr\_en\_with\_input\_at\_ch\_any
- GPIO\_ch\_2\_intr\_en\_with\_input\_at\_ch\_any