SystemVerilog for Verification

Final Project

Transaction

-

Can I run predefined sequences? (e.g. reset sequence, random write sequence, random read/write bursts, a directed test). Can I debug easily if my test fails? Do I need one or multiple transactions for bursts?

-

Yes I can run pre-defined sequences. These sequences are defined in the pre_randomize() function in the extended transaction class.

Yes I can debug easily if my test fails. I have added a print_trans() function in my transaction class that prints the values of all signals in the interface. This function can be used in generator, driver, monitor and scoreboard by creating an object for the transaction class inside these classes.

Generator

-

How to control how many transactions get generated? Sometimes random transactions are not needed. How do I generate non-random transactions when required?

-

There is a variable repeat_count in the generator that controls the number of transactions being generated.

To generate non random transactions, we turn the random mode off in the pre_randomized() function using the rand_mode() function. Their random mode is turned off and are assigned some manual value.

Driver

-

Are the interface signals driven according to the spec? Does the transaction have proper address/data Phases? Do I need to sample inputs to decide whether to drive outputs or not on the next clocking event?

_

Yes the interface signals are driven according to the specifications. Yes, the transaction have proper address and data phases.

Yes, we need to sample inputs to decide whether to drive output or not on the next clocking event.

Monitor

-

Are the interface signals sampled according to the spec? Does the transaction have proper address/data Phases?

-

Yes, the interface signals are sampled according to the specifications and each transaction have proper address and data phases.

Scoreboard

-

Does the scoreboard implement proper endianness? How to change endianness if required? How to not compare reset values and to compare only those memory locations which have already been written? Should scoreboard memory be static or dynamic?

_

In the scoreboard, only little endianness is taken into consideration. The endianness cannot be changed as it is not supported in my scoreboard.

It can be done if we create an indication for that address on which data is written. And when we read from it, we first check whether the indication is high or not. If it is high it means it is compared correctly and stored data will be displayed at output.

The memory should be according to the specifications of the memory of the DUT.

Verification Plan									
Test Id	Test Name	Test Status	Test Description	Stimulus Generation Procedure	Test Passes When	Test Fails When	Checking Procedure	Comments	
								HWRITE, along	
					Test passess			with high	
					on both		checks if	HREADY value	
					HWRITE = 0		HWRITE is	ensures that on	
					and HWRITE		high then it	high HWRITE	
				Randomization was turned	= 1. Which		must be written	data coming	
				off for these variables and	means that		in memory and	from master is	
				they were assigned values as	read and write		when HWRITE	stored in local	
			Checks for	HADDR = 4, with	on a certain		is low then it	mem and on low	
	$test_rand_$		random write	HREADY = 1, HBURST =	address is		must be	HWRITE it is	
	wr_rd_fix		and read on	0, HSEL = 1, HTRANS = 2,	correctly		displayed on	transferred back	
1	ed addr	PASS	fixed address	HSIZE = 2	performed	Never	HRDATA	to master	

			ı	T	<u> </u>		T	
2	test_wr_n ot_ready_i n_addr_ph ase	PASS	Checks for write on a certain address when ready signal is turned off in the address phase	Randomization was turned off for these variables and they were assigned values as HADDR = 4, with HREADY = 0 or 1, HBURST = 0, HSEL = 1, HTRANS = 2, HSIZE = 2, HWRITE = 1	All the transactions are passed.	Never	checks; if the HREADY signal is off in the address phase of write, nothing should be written in memory for write.	It ensures that the write operation occurs only when HREADY signal is high.
3	test_rd_no t_ready_in _addr_pha _se	FAIL	read on a	Randomization was turned off for these variables and they were assigned values as HADDR = 4, with HREADY = 0 or 1, HBURST = 0, HSEL = 1, HTRANS = 2, HSIZE = 2, HWRITE = 1 and then 0	Transactions during ready = 1, pass but when ready = 0, they fail	Read case with HREADY = 0	checks; if the HREADY signal is off in the address phase of read, nothing should be displayed on HRDATA for read.	It ensures that the read operation occurs only when HREADY signal is high.
4	test_wr_n ot_ready_i n_data_ph ase	PASS	Checks for write on a certain address when ready signal is turned off in the data phase	Randomization was turned off for these variables and they were assigned values as HADDR = 4, with HREADY = 0 or 1, HBURST = 0, HSEL = 1, HTRANS = 2, HSIZE = 2, HWRITE = 1	All the transactions are passed.	Never	checks; if the HREADY signal is off in the data phase of write, nothing should be written in memory for write	It ensures that the write operation occurs only when HREADY signal is high.
5	test_rd_no t_ready_in _data_pha _se	FAIL	Checks for read on a certain address when ready signal is turned off in the data phase	Randomization was turned off for these variables and they were assigned values as HADDR = 4, with HREADY = 0 or 1, HBURST = 0, HSEL = 1, HTRANS = 2, HSIZE = 2, HWRITE = 1 and then 0	Transactions during ready = 1, pass but when ready = 0, they fail	Read case with HREADY = 0	checks; if the HREADY signal is off in the data phase of read, nothing should be displayed on HRDATA for read.	It ensures that the read operation occurs only when HREADY signal is high.
6	test_sel	PASS	Checks for the output when selection signal is turned off	Randomization was turned off for these variables and they were assigned values as HSEL = 0, with HADDR = multiple of 2, HREADY = 1, HBURST = 0, HTRANS =	when HSEL = 0, nothing is drivin. Thus, the test passes with any set of random	Never	Checks when the selection signal is turned off, nothing is driven.	It ensures that the data transfer takes place only when the slave is set active

				2, HSIZE = 2	values with HSEL = 0			
7	test_not_r eady	PASS		Randomization was turned off for these variables and they were assigned values as HREADY = 0, with HADDR = multiple of 2, HSEL = 1, HBURST = 0, HTRANS = 2, HSIZE = 2 and HWRITE = 0 or 1	when HREADY = 0, slave is not ready for any read or write. Thus, the test passes with any set of random values with HREADY = 0		Checks when the ready signal is turned off, nothing is read nor written.	It ensures that the data transfer occurs only when HREADY signal is high.
8	test_nonse q_wr_rd	PASS	Checks for Non Sequential transfer for read and write.	Randomization was turned off for these variables and they were assigned values as with HADDR = manual, HSEL = 1, HBURST = 0, HTRANS = 2, HSIZE = 2, HREADY = 1 and HWRITE = 0 or 1	test passes in all cases	Never	sequentially at a certain address and then	It ensures the correct Non Sequential transfer of data by slave
9	test_seq_ wr_rd	PASS	Checks for Sequential transfer for read and write.	Randomization was turned off for these variables and they were assigned values as with HADDR = manual, HSEL = 1, HBURST = 2, HTRANS = 3, HSIZE = 2, HREADY = 1 and HWRITE = 0 or 1	test passes in both cases of read and write	Never	Check whether is Non Sequential transfer of data is working correctly or not by writing Sequentially at a certain addresses and then reading from them	It ensures the correct Sequential transfer of data by slave
10	test_idle_ wr	PASS	Checks for Idle transfer for write.	Randomization was turned off for these variables and they were assigned values as with HADDR = manual, HSEL = 1, HBURST = 0, HTRANS = 0 or 2, HSIZE =	test passes in all cases	Never	idle state of	It ensures that there should be no data tranfer when slave is idle.

				2, HREADY = 0 and				
				HWRITE = 1				
11	test_idle_r d	FAIL	Checks for Idle transfer for read	Randomization was turned off for these variables and they were assigned values as with HADDR = manual, HSEL = 1, HBURST = 0, HTRANS = 0 or 2, HSIZE = 2, HREADY = 0 and HWRITE = 1 and then 0	when	read when	slave is in idle	
12	test_busy_ wr	PASS	Checks for Busy transfer for write.	Randomization was turned off for these variables and they were assigned values as with HADDR = manual, HSEL = 1, HBURST = 0, HTRANS = 1 or 2, HSIZE = 2, HREADY = 0 or 1 and HWRITE = 1	test passes in all cases	Never	Checks whether there is any write operation when slave is in busy state of transfer	It ensures that there should be no data tranfer when slave is busy.
13	test_busy_ rd	FAIL	Checks for Busy transfer for read	Randomization was turned off for these variables and they were assigned values as with HADDR = manual, HSEL = 1, HBURST = 0, HTRANS = 1 or 2, HSIZE = 2, HREADY = 0 or 1 and HWRITE = 0 or 1	test passess when HTRANS = 2	read when	slave is in busy	
14	test_WOR D_wr_rd	PASS	Checks for WORD write and read	Randomization was turned off for these variables and they were assigned values as with HADDR = manual, HSEL = 1, HBURST = 0, HTRANS = 2, HSIZE = 2, HREADY = 1 and HWRITE = 0 or 1	test passes in all cases	Never	Check whether a WORD is written in memory by first writing and then reading it	WORD is written in memory if the
15	test_HAL FWORD_ wr_rd	PASS	Checks for HALFWORD write and read	Randomization was turned off for these variables and they were assigned values as with HADDR = manual, HSEL = 1, HBURST = 0, HTRANS = 2, HSIZE = 1, HREADY = 1 and HWRITE = 0 or 1	test passes in all cases	Never		

	test BYT		Checks for BYTE write	Randomization was turned off for these variables and they were assigned values as with HADDR = manual, HSEL = 1, HBURST = 0, HTRANS = 2, HSIZE = 0, HREADY = 1 and HWRITE	test passes in		Check whether a BYTE is written in memory by first writing and then	It ensures that BYTE is written in memory if the given size is
16	E_wr_rd	PASS	and read	= 0 or 1	all cases	Never	reading it	word
17	test_RES ETn	FAIL	Checks for values whenever the reset is low at any time	Randomization was turned off for these variables and they were assigned values as with HADDR = manual, HSEL = 1, HBURST = 0, HTRANS = 2, HSIZE = 2, HREADY = 1 and HWRITE = 1. From interface, HERESTn was set 0 at start, then set to 1 after #10 then again set to 0 after #50 and then to 1 after #20	test passes when HRESETn is set to 0 at start	test fails whenever HRESETn is set to 0 in between simulation, it has no affect on any of the signals	Checks whether all the signals are reset when it is low	It ensure that all signals should be turn to zero whenever there is reset in code
18	test_Idle_t o_NonSeq _wr_rd	FAIL	Waited Transfer, from IDLE to NON SEQ, checks for wait transfers on IDLE state	Randomization was turned off for these variables and they were assigned values as with HADDR = manual, HDATA = manual, HSEL = 1, HBURST = 0 or 3, HTRANS = 0 or 2, HSIZE = 2, HREADY = 0 or 1 and HWRITE = 0 or 1.		HWRITE = 0, HREADY = 0,	checks the whether waited transfers are inserted on idle state or not	It ensures that waited transfers should be inserted on idle state of slave
19	test_Busy _to_Seq_ wr_rd	FAIL	Waited Transfer, from Busy to SEQ, checks for wait transfers on BUSY state	Randomization was turned off for these variables and they were assigned values as with HADDR = manual, HDATA = manual, HSEL = 1, HBURST = 0 or 3, HTRANS = 1 or 2 or 3, HSIZE = 2, HREADY = 0 or 1 and HWRITE = 0 or 1.	HREADY = 0 or 1 and HWRITE = 0, HREADY =	0, HREADY = 0,	checks the whether waited transfers are inserted on busy state or not	It ensures that waited transfers should be inserted on busy state of slave

	t ensures that
	vaited transfers
sh	hould be
checks the line	nserted on idle
whether waited sta	tate of slave
transfers are and	nd if the
Waited inserted on idle ad	ddress changes
Transfer, from Randomization was turned test passes in state or not. and du	luring that time,
IDLE to NON off for these variables and case of tests fails if the address the	hen when the
SEQ, checks they were assigned values as HWRITE = 1, when changes in the idl	dle state
for wait with HADDR = manual, HREADY = 0 HWRITE = idle state, the fin	inishes, the data
transfers on HDATA = manual, HSEL = or 1 and 0, data is written she	hould be
IDLE state. 1, HBURST = 0 or 3, HWRITE = 0, HREADY or read at the wr	vritten or read
test_addr_ During IDLE HTRANS = 0 or 2, HSIZE = HREADY = = 0, address which from the standard	rom the address
change_in state, address 2, HREADY = 0 or 1 and 1, HTRANS = HTRANS = was before the be	efore the idle
20 _ idle FAIL is changed HWRITE = 0 or 1. 2 0 or 2 idle state or not state	tate
Randomization was turned	
off for these variables and	
they were assigned values as test fails if En	Ensures that
	lave generates
	he error
1, HBURST = 0, HTRANS no error checks whether res	esponse in
= 2, HSIZE = 2, HREADY resp is the error	HRESP when
test_error checks for = 0 or 1 and HWRITE = 0 or test passes in indicated response is the	here is some
21 _resp FAIL error response 1. socreboard by HRESP generated or not error.	error condition