Assembly Instructions to be executed, the Simulation and Memory from Questa Sim:


Case:1-

Let's try the computation of GCD of 2 numbers. The assembly code for GCD of 2 numbers is as follows:-

```
addi x8, x0, 20
addi x9, x0, 4
gcd:
    beq x8, x9, stop
    blt x8, x9, less
    sub x8, x8, x9
    j gcd
less:
    sub x9, x9, x8
    j gcd
stop:
    sw x8, 0x08(x0)
    lw x10, 0x08(x0)
end:
    j end
```

Listing 1. Assembly code to be executed

The simulation for Top Module for selected signals for above algorithm is as follows:-






Figure 1. Top Module Simulation

The register memory after simulation is as follows:-




Figure 2. Register memory

The data memory after simulation is as follows:-




Figure 3. Data memory

The instruction memory after simulation is as follows:-

```
Memory Data - /tb_Top_Module/dut/DP/Inst/Instruction_Files =====
0000002b 6f 00 00 00 03 25 80 00 23 24 80 00 6f f0 df fe b3 84 84 40 6f f0 5f ff 33 04
00000011
 94 40 63 46 94 00 63 0c 94 00 93 04 40 00 13 04 40 01
```

Figure 4. Instruction memory

Case:2-

Here is the assembly code for some dump instructions to be tested:-

```
main:
    addi x2, x0, 9
    addi x3, x0, 2
    bne x2, x3, imm
rtype:
    add x4, x2, x3
```

```
sub x5, x2, x3
    sll x6, x2, x3
    sltu x7, x2, x3
   xor x8, x2, x3
    srl x9, x2, x3
    sra x10, x2, x3
   or x11, x2, x3
    and x12, x2, x3
    bge x2, x3, load
imm:
   addi x13, x2, 3
   slli x14, x2, 3
   xori x15, x2, 3
   srli x16, x2, 3
   srai x17, x2, 3
   ori x18, x2, 3
   andi x19, x2, 3
   j rtype
load:
   lw x20, 0x04(x0)
   lb x21, 0x04(x0)
   lh x22, 0x04(x0)
    j upper_imm
store:
   sw x20, 0x14(x0)
    sb x20, 0x18(x0)
    sh x20, 0x1c(x0)
   j end
upper_imm:
    lui x25, 0x12345
   addi x25, x25, 0x678
   lui x26, 0x12346
    addi x26, x26,0xFFFFFA78
   auipc x27, 0x23456
   bgeu x2, x3, store
end:
   j end
```

Listing 2. Assembly code to be executed

The simulation for Top Module for selected signals for above algorithm is as follows:-




Figure 5. Top Module Simulation

The register memory after simulation is as follows:-




Figure 6. Register memory

The data memory after simulation is as follows:-

Figure 7. Data memory

The instruction memory after simulation is as follows:-

```
Memory Data - /tb_Top_Module/dut/DP/Inst/Instruction_Files - Default =
000001ff
   000001b1
   00000197
   000000e1
   000000c7
   00000093 xx xx xx xx 6f 00 00 00 e3 7e 31 fc 97 6d 45 23 13 0d 8d a7 37 6d 34 12 93 8c
00000079 8c 67 b7 5c 34 12 6f 00 c0 01 23 le 40 01 23 0c 40 01 23 2a 40 01 6f 00 40 01
0000005f 03 1b 40 00 83 0a 40 00 03 2a 40 00 6f f0 df fb 93 79 31 00 13 69 31 00 93 58
00000045 31 40 13 58 31 00 93 47 31 00 13 17 31 00 93 06 31 00 63 52 31 02 33 76 31 00
   b3 65 31 00 33 55 31 40 b3 54 31 00 33 44 31 00 b3 33 31 00 33 13 31 00 b3 02
0000002b
00000011
   31 40 33 02 31 00 63 16 31 02 93 01 20 00 13 01 90 00
```

Figure 8. Instruction memory