


SC9820E_DDR 客 户化配置V1.0

Memory典型问题

- 1. 老平台上验过的料,新平台上不能用,无法下载或开机;
- 2. 产线概率性无法下载, 概率性无法开机;
- 3. 各种测试case都有概率性死机,定屏无响应的问题;
- 4. 某些应用中低概率重启或无法开机;
- 5. 低概率定屏死机,找不到重现路径,测试难度大;
- 6. 和手机相关,和版本无关;
- 7. 调试环境和测试环境特殊,常缺乏有效分析手段;
- 8. 概率性掉网, modem assert;
- 9. 性能不佳, 跑分低, 玩游戏卡顿。

- · 请客户套用展讯提供的SPM,保证DDR高速信号布局布线的质量;
 - · SPM 是展讯设计的PCB 模块,仅包含BB和DDR及BB外围电源;
- · 若客户不套用SPM或局部套用,请客户注意须PCB PI&SI仿真通过;
 - · 套用SPM电源模块,则省做PI仿真;
 - · 套用SPM信号走线模块,则省做SI仿真;
- · 若客户要做PI&SI仿真,请向展讯提供电路原理图,PCB layout,堆叠图;



Memory配置



DDR频率配置参数



DDR类型配置参数



DDR相关DTS配置

DDR频率配置参数

小紧光展锐 UNIGROUP SPREADTRUM&RDA

文件: chipram\include\configs\工程名.h

```
175 #define CLK CA53 AXI
176 #define CLK DGB0 FREQ
   #define CLK ATBO FREQ
   #ifdef CONFIG NAND SPL
                                           //配置DDR最高运行频率
   #define CLK DDR FREQ
   #else
                                            //配置Download DDR频
183 #define CLK DDR FREQ
184 #endif
186 #ifdef CONFIG NAND SPL
                                           //配置ARM电压,单位mv
   #endif
191
                                            //配置CORE电压,单位
                                                    mv
193
194
   #define CLK AXI LEVEL
```

DDR频率配置参数

#ifdef CONFIG NAND SPL

目前lpddr3支持的频率有667/533/384/256/166; lpddr2支持的频率有533/466/384/256/166。可以通过修改chipram\include\configs\工程名.h 中的宏,对最高频率进行设置(lpddr3最高频率可以为667/533,lpddr2可以为533/466)

注:对于lpddr2应注意,如果将ddr的最高频率设定为466M,还需要定义#define DDR_MIN_CLK这个宏,如果为533,则不需要。

文件: chipram\include\configs\工程名.h

```
208 #define CFG_DRAM_TYPE DRAM_LPDDR2
209 #define DDR_AUTO_DETECT
210 #ifdef DDR_AUTO_DETECT
211 #define DDR_MR8_READ
212 #endif
```

如果pcb为展讯平台推荐的,则可以打开DDR_AUTO_DETECT这个宏进行自适应;如果不是,则需要手动配置ddr的类型(关闭自适应的宏,也可以联系展锐的工程师进行指导修改),同时还需要配置ddr的size信息,文件:

chipram/arch/arm/cpu/sprd_dmc/r3p0/dmc_sprd_r3p0.h

```
444 #define CFG CS NUM
                                    //配置cs的个数
445
446 #define CFG CSO BANK NUM
                                   //配置bank的个数
   #define CFG CSO ROW NUM
                                   //配置COL的个数
   #define CFG CS0 COLUMN NUM
   #define CFG CS0 DQ DW
   #define CFG CSO AP PIN POS
                                   //配置SIZE的大小
452
453 #define CFG CS1 BANK NUM
   #define CFG CS1 ROW NUM
                                   //配置ROW的个数
                                    //配置位宽的大小
   #define CFG CS1 DQ DW
   #define CFG CS1 AP PIN POS
   #define CFG CS1 SIZE
```

文件: idh.code\kernel\arch\arm\boot\dts\ 工程名.dts

//0x20000000即为512M容量的DDR配置,客户需要根据实际情况自行修改。



THANK YOU!

All data and information contained in or disclosed by this document is confidential and proprietary information of Spreadtrum&RDA and all rights therein are expressly reserved. By accepting this material, the recipient agrees that this material and the information contained therein is to be held in confidence and in trust and will not be used, copied, reproduced in whole or in part, nor its contents revealed in any manner to others without the express written permission of Spreadtrum&RDA. The contents are subject to change without prior notice. Although every reasonable effort is made to present current and accurate information, Spreadtrum&RDA makes no guarantees of any kind with respect to the matters addressed in this document. In no event shall Spreadtrum&RDA be responsible or liable, directly or indirectly, for any damage or loss caused or alleged to be caused by or in connection with the use of or reliance on any such content.

TECHNOLOGY FOR THE MOBILE WORLD CONFIDENTIAL