#### **Block Move Instructions**

☐ The following conventional ARM code demonstrates how to load four registers from consecutive memory locations.

```
ADR r0,DataToGo ;load r0 with the address of the data area LDR r1,[r0],#4 ;load r1 with the word pointed at by r0; and update the pointer

LDR r2,[r0],#4 ;load r2 with the word pointed at by r0; and update the pointer

LDR r3,[r0],#4 ;load r3 with the word pointed at by r0; and update the pointer

LDR r5,[r0],#4 ;load r5 with the word pointed at by r0; and update the pointer
```

- ☐ ARM has
  - o a block move from memory to registers instruction, LDM, and
  - o a block move from registers to memory instruction, STM that can copy group of registers from and to memory.
- □ Both these block move instructions take a suffix to describe *how* the data is accessed.

#### **Block Move Instructions**

- □ A block move is easy to understand, because it's simply like 'push the contents of these registers to memory' or
- 'pop from the memory the contents of these registers'.
- ☐ Let's start by moving the contents of registers r1, r2, r3, and r5, into sequential memory locations with


```
STMIA r0!, {r1-r3,r5} ;note the syntax of this instruction ;the register list is put ;between curly braces
```

- ☐ This instruction copies registers r1 to r3, and r5, into sequential memory locations, using r0 as a pointer with *auto-indexing* (indicated by the ! suffix).
- ☐ The suffix IA indicates that index register r0 is *incremented after* the transfer, with data transfer in the order of increasing addresses.
- □ Although ARM's block move instructions have several variations,


  ARM always stores the lowest numbered register first at the lowest memory


  address, followed by the next lowest numbered register, and so on.

#### **Block Move Instructions**




- ☐ In LDM/STM, the access happens in the order of increasing register numbers,
  - □ the lowest numbered register occupies the lowest memory address and
  - ☐ the highest numbered register occupies the highest memory address






- ☐ Stack type: FD (i.e., Class=Full and Stack growth=Descending)
  (STMFD and LDMFD)
  - o Empty stack → SP points to just after the stack space
  - o Pushing on the stack → SP to be Decremented Before (STMDB)
  - o Popping off the stack → SP to be Incremented After (LDMIA)


205



- ☐ Stack type: FA (i.e., Class=Full and Stack growth=Ascending)
  (STMFA and LDMFA)
  - o Empty stack → SP points to just before the stack space
  - o Pushing on the stack → SP to be Incremented Before (STMIB)
  - o Popping off the stack → SP to be Decremented After (LDMDA)



- ☐ Stack type: ED (i.e., Class=Empty and Stack growth=Descending)
  (STMED and LDMED)
  - o Empty stack → SP points to the last memory word in the stack
  - o Pushing on the stack → SP to be Decremented After (STMDA)
  - o Popping off the stack → SP to be Incremented Before (LDMIB)



- □ Stack type: **EA** (i.e., Class=**E**mpty and Stack growth=**A**scending)
  (STMEA and LDMEA)
  - o Empty stack → SP points to the first memory word in the stack
  - o Pushing on the stack → SP to be Incremented After (STMIA)
  - o Popping off the stack → SP to be Decremented Before (LDMDB)

208

- $\square$  ARM has *two* ways of describing stacks, which can be a little confusing at first.
- ☐ A stack operation can be described either by
  - what it does
    - $\circ$  FD Full Descending  $\leftarrow$  most popular stack
    - o FA Full Ascending
    - o ED Empty Descending
    - o EA Empty Ascending
  - *how* it does
    - o **DB** Decremented Before
    - o **DA D**ecremented **A**fter
    - o IB Incremented Before
    - o IA Incremented After

#### For example,


- $\square$  We can write STMFD sp!,  $\{r0,r1\}$  when pushing r0 and r1 on the stack,
  - Also can be written as STMDB sp!, {r0,r1}
- ☐ We can write LDMFD sp!, {r0,r1} when popping r0 and r1 off the stack.
  - Also can be written as LDMIA sp!, {r0,r1}

- The ARM's literature uses four terms to describe stacks:
  - FD full descending Figure 3.52a
  - FA full ascending Figure 3.52b
  - ED empty descending Figure 3.52c
  - EA empty ascending Figure 3.52d


**FIGURE 3.59** 

ARM's four stack modes

(a) Stack full descending




Stack grows towards low memory Stack pointer points at top of stack (b) Stack full ascending




Stack grows towards high memory Stack pointer points at top of stack

(c) Stack empty descending



Stack grows towards low memory Stack pointer points at next free location

(d) Stack empty ascending



free location


210

- ☐ A stack is described as *full* if the stack pointer *points to the top element* of the stack.
- ☐ If the stack pointer *points to the next free* element in the stack, then the stack is called *empty*.




ARM's four stack modes

(a) Stack full descending




Stack grows towards low memory Stack pointer points at top of stack (b) Stack full ascending




Stack grows towards high memory Stack pointer points at top of stack

(c) Stack empty descending




Stack grows towards low memory Stack pointer points at next free location (d) Stack empty ascending



211

FD, FA, ED, and EA are *pseudo* notation.

There are translated to the IA, DB, DA, and IB notation.



- □ ARM's block move instruction is useful because it supports four possible stack modes.
- ☐ The differences among these modes are
  - o the *direction* in which the stack grows
    - up (i.e., *ascending*), or
    - down (i.e., descending)
  - o whether the *stack pointer points at* 
    - the item currently at the *top of the stack* or
    - the *next free item* on the stack.
- □ ARM uses the terms *ascending* and *descending* to describe the growth of the stack toward *higher* or *lowers* addresses, respectively.
- □ CISC processors with hardware stack support generally provide *only one* fixed stack mode.

Bit#23 (Up/down)

Bit#24 (Pre-post)

- ☐ One of the most important applications of the ARM's block move instructions is in
  - saving registers on entering a subroutine and
  - restoring registers before returning from a subroutine.
- ☐ Consider the following ARM code:

☐ If you are using a block move to restore registers from the stack, you can also include the program counter.

We can write:

```
test STMFD r13!, {r0-r4,r10,r14} ; save working registers ; and return address in r14 :

LDMFD r13!, {r0-r4,r10,r15} ; restore working registers ; and put r14 in the PC
```

- □ At the beginning of the subroutine we push the *link register r14* containing the return address onto the stack, and then at the end we pull the saved registers, including the value of the return address which is placed in the *PC*, to effect the return.
  - By doing so, we reduced the size of this code by one instruction

- ☐ The block move provides a convenient means of copying data between memory regions.
- $\square$  In the next example we copy 256 words (1024 bytes) from Table 1 to Table 2.

```
ADR
            r0,Table1
                          ;r0 points to source
                          ; (note pseudo-op ADR)
            r1,Table2
                          ;rl points to the destination
    ADR
        r2,#32
    MOV
                          ;32 \text{ blocks of } 8 = 256 \text{ words to move}
Loop LDMFD r0!, {r3-r10} ; REPEAT Load 8 registers (r3 to r10)
    STMFD r1!, {r3-r10} ; store the registers at
                          ;their destination
            r2,r2,#1
    SUBS
                          ;decrement loop counter
                           ;UNTIL all 32 blocks of
    BNE
            Loop
                          ;8 registers moved
       Is it right to
   use LDMFD and STMFD?
```

☐ The two block move instructions above allow us to move eight registers (i.e., 32 bytes) at once.


- ☐ The block move provides a convenient means of copying data between memory regions.
- $\square$  In the next example we copy 256 words (1024 bytes) from Table 1 to Table 2.

```
ADR
            r0,Table1
                         ;r0 points to source
                         ; (note pseudo-op ADR)
           r1,Table2
                         ;rl points to the destination
    ADR
                         ;32 blocks of 8 = 256 words to move
    MOV
        r2, #32
Loop LDMIA r0!, {r3-r10} ; REPEAT Load 8 registers (r3 to r10)
    STMIA r1!, {r3-r10} ; store the registers at
                         ;their destination
    SUBS
           r2,r2,#1
                         ;decrement loop counter
                         ;UNTIL all 32 blocks of
    BNE
            Loop
                         ;8 registers moved
   not LDRFD and STRFD
```

☐ The two block move instructions above allow us to move eight registers (i.e., 32 bytes) at once.


Not correct in the book page 220

# **Block Move Instructions Encoding/Decoding**



### **Block Move Instructions Encoding Example**

#### 0xE92D041F



### **Block Move Instructions Encoding Example**

```
ARM Instruction: LDMFD r13!, \{r0-r4,r10\}

Condition = 1110 (always - unconditional)

P = 0 (IA: use pointer then adjust)

U = 1 (IA: increment)

S = 0 (user mode)


W = 1 (write-back adjusted pointer)

L = 1 (load)

r_{\text{base}} = 1101 (r13)

Register list (r15, r14, ..., r2, r1, r0) = 0000 0100 0001 1111 1110 1000 1011 1101 0000 0100 0001 1111
```

#### 0xE8BD041F




### Block Move Instructions Decoding Example

Decode the ARM machine language 0x08855555

```
0000 1000 1000 0101 0101 0101 0101 0101
Condition = 0000 (EQ)
   P = 0 (IA: use pointer then adjust)
   U = 1 (IA: increment)
   S = 0 (user mode)
   W = 0 (do not write-back adjusted pointer)
   L = 0 (store)
   r_{\text{base}} = 0101 (r5)
   Register list (r15, r14, ..., r2, r1, r0) = 0101 0101 0101 0101
```

ARM Instruction: STMEQIA r5, {r0,r2,r4,r6,r8,r10,r12,r14}

It can also be STMIAEQ STMEQEA STMEAEQ




### **Block Move Instructions Decoding Example**

Decode the ARM machine language 0x99922222

ARM Instruction: LDMLSIB r2, {r1, r5, r9, r13}

It can also be LDMIBLS LDMLSED LDMEDLS



ADC $\{cond\}\{S\}\{Rd,\}Rn,Op2$  Add with carry Rd  $\leftarrow$  Rn + Op2 + Carry

ADD $\{cond\}\{S\}\{Rd,\}Rn,Op2$  Add  $Rd \leftarrow Rn + Op2$ 

 $MLA\{cond\}\{S\}\ Rd, Rm, Rs, Rn\ Multiply\ Accumulate \ Rd \leftarrow (Rm \times Rs) + Rn$ 

 $MUL\{cond\}\{S\}\ Rd, Rm, Rs$  Multiply  $Rd \leftarrow Rm \times Rs$ 

 $MOV\{cond\}\{S\}\ Rd,Op2$  Move register or constant  $Rd \leftarrow Op2$ 

NEG{cond}{S} Rd,Rn Negate the value in a register Rd ← - Rn

RSB $\{cond\}\{S\}\{Rd,\}Rn,Op2$  Reverse Subtract Rd  $\leftarrow$  Op2 - Rn

RSC $\{cond\}\{S\}\{Rd,\}Rn,Op2$  Reverse Subtract with Carry Rd  $\leftarrow$  Op2 - Rn - 1 + Carry

SBC $\{cond\}\{S\}\{Rd,\}Rn,Op2$  Subtract with Carry Rd  $\leftarrow$  Rn - Op2 - 1 + Carry

SUB{cond}{S} {Rd,}Rn,Op2 Subtract Rd  $\leftarrow$  Rn - Op2

AND $\{cond\}\{S\}\{Rd,\}Rn,Op2$  AND Rd  $\leftarrow$  Rn AND Op2

BIC $\{cond\}\{S\}\{Rd,\}Rn,Op2$  Bit Clear Rd  $\leftarrow$  Rn AND NOT Op2

ORR $\{cond\}\{S\}\{Rd,\}Rn,Op2$  OR Rd  $\leftarrow$  Rn OR Op2

EOR $\{cond\}\{S\}\{Rd,\}Rn,Op2\}$  Exclusive OR Rd  $\leftarrow$  Rn  $\oplus$  Op2

MVN $\{cond\}\{S\}\ Rd,Op2$  Move not  $Rd \leftarrow 0xFFFFFFF \oplus Op2$ 

CMN{cond} Rn,Op2 Compare Negative CPSR flags ← Rn + Op2

CMP{cond} Rn,Op2 Compare CPSR flags ← Rn - Op2

TEQ{cond} Rn,Op2 Test bitwise equality CPSR flags ← Rn ⊕ Op2

TST{cond} Rn,Op2 Test bits CPSR flags ← Rn AND Op

Computer Organization and Architecture: Themes and Variations,  $1^{\rm st}$  Edition

Clements

# **ARM Assembly Instructions Summary**

B{cond} address Branch R15 ← address

BL{cond} address Branch with Link R14  $\leftarrow$  R15, R15  $\leftarrow$  address

Computer Organization and Architecture: Themes and Variations, 1st Edition

Clements

# ARM Assembly Instructions Summary

ADR{cond}Rd,label

Load address

Rd ← The address of the label

STR{cond}{B} Rd,address Store register to memory

[address] ← Rd

LDR{cond}{B} Rd,address Load register from memory

Rd ← [address]

LDR{cond} Rd,=expr Load a 32-bit immediate value Rd ← expr

LDR{cond} Rd,=label Load a 32-bit address Rd ← The address of the label

LDM{cond}{IA|IB|DA|DB}{cond} Rn{!},reglist{^}

Load Multiple registers/Stack pop

LDM{cond}{FD|FA|ED|EA}{cond} Rn{!},reglist{^} Load Multiple registers/Stack pop

STM{cond}{IA|IB|DA|DB}}{cond} Rn{!},reglist{^}

Store Multiple registers/Stack push

STM{cond}{FD|FA|ED|EA}}{cond} Rn{!},reglist{^} Store Multiple registers/Stack push

ADC{cond}{S} {Rd,}Rn,Op2 Add with carry  $Rd \leftarrow Rn + Op2 + Carry$ ADD{cond}{S} {Rd,}Rn,Op2 Add  $Rd \leftarrow Rn + Op2$ AND{cond}{S} {Rd,}Rn,Op2 AND  $Rd \leftarrow Rn AND Op2$ 

Load address Rd ← The address of the label ADR{cond}Rd,label

B{cond} address **Branch** R15 ← address BIC{cond}{S} {Rd,}Rn,Op2 Bit Clear  $Rd \leftarrow Rn AND NOT Op2$ BL{cond} address Branch with Link  $R14 \leftarrow R15, R15 \leftarrow address$ 

CMN{cond} Rn,Op2 **Compare Negative** CPSR flags  $\leftarrow$  Rn + Op2 CMP{cond} Rn,Op2 Compare CPSR flags  $\leftarrow$  Rn - Op2

EOR{cond}{S} {Rd,}Rn,Op2 **Exclusive OR**  $Rd \leftarrow Rn \oplus Op2$ 

Load Multiple registers/Stack pop LDM{cond}{IA|IB|DA|DB}{cond} Rn{!},reglist{^} LDM{cond}{FD|FA|ED|EA}{cond} Rn{!},reglist{^} Load Multiple registers/Stack pop

LDR{cond}{B} Rd,address Load register from memory  $Rd \leftarrow [address]$ 

LDR{cond} Rd,=expr Load a 32-bit immediate value  $Rd \leftarrow expr$ LDR{cond} Rd,=label Load a 32-bit address  $Rd \leftarrow The address of the label$ 

MLA{cond}{S} Rd, Rm,Rs,Rn Multiply Accumulate  $Rd \leftarrow (Rm \times Rs) + Rn$ 

MOV{cond}{S} Rd,Op2  $Rd \leftarrow Op2$ Move register or constant MUL(cond)(S) Rd, Rm,Rs Multiply  $Rd \leftarrow Rm \times Rs$ 

MVN{cond}{S} Rd,Op2 Move not  $Rd \leftarrow 0xFFFFFFFF \oplus Op2$ Negate the value in a register

 $Rd \leftarrow -Rn$ 

NOP No operation No operation

ORR{cond}{S} {Rd,}Rn,Op2 OR  $Rd \leftarrow Rn OR Op2$ 

RSB{cond}{S}{ Rd,}Rn,Op2 **Reverse Subtract**  $Rd \leftarrow Op2 - Rn$ 

RSC{cond}{S} {Rd,}Rn,Op2 Reverse Subtract with Carry  $Rd \leftarrow Op2 - Rn - 1 + Carry$ 

SBC{cond}{S} {Rd,}Rn,Op2 **Subtract with Carry**  $Rd \leftarrow Rn - Op2 - 1 + Carry$ 

STM{cond}{IA|IB|DA|DB}}{cond} Rn{!},reglist{^} Store Multiple registers/Stack push STM{cond}{FD|FA|ED|EA}}{cond} Rn{!},reglist{^} Store Multiple registers/Stack push

STR{cond}{B} Rd,address Store register to memory  $[address] \leftarrow Rd$ SUB{cond}{S} {Rd,}Rn,Op2 Subtract  $Rd \leftarrow Rn - Op2$ 

TEQ{cond} Rn,Op2 Test bitwise equality CPSR flags  $\leftarrow$  Rn  $\oplus$  Op2 TST{cond} Rn,Op2 Test bits CPSR flags ← Rn AND Op2

→ Update condition flags if S present


NEG{cond}{S} Rd,Rn

 $\{cond\} \rightarrow (to be omitted for unconditional execution)$ Refer to the table below for the meaning of the {cond} field.

Meaning of {conditio	n}	field
----------------------	----	-------

En co din c		Dranch on Flog Status	Everyte on Condition
	Mnemonic	Branch on Flag Status	Execute on Condition
0000	EQ	Z set	Equal (i.e., zero)
0001	NE	Z clear	Not equal (i.e., not zero)
0010	CS	C set	Unsigned higher or same
0011	CC	C clear	Unsigned lower
0100	MI	N set	Negative
0101	PL	N clear	Positive or zero
0110	VS	V set	Overflow
0111	VC	V clear	No overflow
1000	HI	C set and Z clear	Unsigned higher
1001	LS	C clear or Z set	Unsigned lower or same
1010	GE	N set and V set, or N clear and V clear	Greater or equal
1011	LT	N set and V clear, or N clear and V set	Less than
1100	GT	Z clear and N set and V set, or	Greater than
		Z clear and N clear and V clear	
1101	LE	Z set, or N set and V clear,	Less than or equal
		or N clear and V set	
1110	AL		Always (default)
1111	NV		Never (reserved)

### **Instruction Encoding Formats**



#### **Conversion Tables**

```
2^{0} = 1
2^1 = 2
2^2 = 4
2^3 = 8
2^4 = 16
2^5 = 32
2^6 = 64
2^7 = 128
2^8 = 256
2^9 = 512
2^{10} = 1024 (Kilo)
2^{11} = 2048
2^{12} = 4096
2^{13} = 8192
2^{14} = 16384
2^{15} = 32768
2^{16} = 65536
2^{17} = 131072
2^{18} = 262144
2^{19} = 524288
2^{20} = 1048576  (Mega)
```

```
(0)_{16} = (0)_{10} = (0000)_{2}
(1)_{16} = (1)_{10} = (0001)_{2}
(2)_{16} = (2)_{10} = (0010)_{2}
(3)_{16} = (3)_{10} = (0011)_{2}
(4)_{16} = (4)_{10} = (0100)_{2}
(5)_{16} = (5)_{10} = (0101)_{2}
(6)_{16} = (6)_{10} = (0110)_{2}
(7)_{16} = (7)_{10} = (0111)_{2}
(8)_{16} = (8)_{10} = (1000)_{2}
(9)_{16} = (9)_{10} = (1001)_{2}
(A)_{16} = (10)_{10} = (1010)_{2}
(B)_{16} = (11)_{10} = (1011)_{2}
(C)_{16} = (12)_{10} = (1100)_{2}
(D)_{16} = (13)_{10} = (1101)_{2}
(E)_{16} = (14)_{10} = (1110)_{2}
(F)_{16} = (15)_{10} = (1111)_{2}
```

```
ASCII Table
'0' → 0x30
'1' → 0x31
`2' → 0x32
`8' → 0x38
'9' → 0x39
`A' → 0x41
'B' → 0x42
'C' → 0x43
'D' → 0x44
`E' → 0x45
`F' → 0x46
'X' → 0x58
'Y' → 0x59
`Z' → 0x5A
`a' → 0x61
'b' → 0x62
'c' → 0x63
'd' → 0x64
`e' → 0x65
`f' → 0x66
'x' → 0x78
'y' → 0x79
`z' → 0x7A
```