ARM Support for Subroutines

- □ The *branch with link* instruction behaves like the branch instruction but the processor also copies the return address (i.e., the address of the next instruction to be executed following a return) into the link register **r14**.
- ☐ If you execute:

```
BL Sub_A ;branch to "Sub_A"; save return address in r14
```

ARM will take care of (reverse) the effect of the pipelining

- ☐ At the end of the subroutine you return by
 - o *copying the return address* in r14 to the program counter by executing:

```
MOV pc,lr
```

MOV **r15**, r14

Should it be LT

or LE?

ARM Support for Subroutines

□ Suppose that you want to evaluate the following expression several times in a program.

```
if x > 0 then x = 16*x + 1 else x = 32*x
```

 \square Assuming that **x** is in **r0**, we can write:

```
Func1CMP r0,#0 ;test for x > 0

MOVGT r0,r0, LSL #4 ;if x > 0 x = 16*x

ADDGT r0,r0,#1 ;if x > 0 then x = 16*x + 1

MOVLT r0,r0, LSL #5 ;ELSE if x < 0 THEN x = 32*x

MOV pc,lr ;return by restoring saved PC
```

□ Consider the following invocation of the above subroutine.

Later on ...

```
LDR r0,[r5] ;get Q


BL Func1 ;Second call

;Q = (if Q > 0 then 16*Q + 1 else 32*Q)

STR r0,[r5] ; save Q
```

0x00000054: 00 00 00 00 00 00 00 00

ARM Support for Subroutines



Conditional Subroutine Calls

- ☐ **BL** instruction can be conditionally executed.
- ☐ For example

```
CMP r9, r4 ; if r9 < r4
```


BLLT ABC ; then call subroutine ABC


- **BLLT** means
 - o Branch
 - o with Link
 - o execute on condition Less Than


- ☐ The stack is a data structure, a *last in first out queue*, LIFO, in which items *enter at one end* and *leave from the same end* in a *reverse order*.
- □ Stacks in microprocessors are implemented by using a *stack pointer* to point to the *top of the stack (TOS)* in memory.
- \square As items are
 - o added (*pushed*) to the stack, the stack pointer is moved *forward*, and
 - o removed (popped) from the stack, the stack pointer is moved backward
- ☐ Figure 3.45 demonstrates four ways of constructing a stack.

Initial state of the stack

(a) Stack grows up. Stack pointer points to TOS.







PUSH: [SP]
$$\leftarrow$$
 [SP] - 4 [SP]] \leftarrow data

;Adjust the stack pointer ••• ; push data onto the stack

Pre-update

 \leftarrow [[SP]] ; pull data off the stack


[SP]


 \leftarrow [SP] + 4 ; Adjust the stack pointer


Post-update

Initial state of the stack

(b) Stack grows up. Stack pointer points to first free space.







PUSH: [[SP]]
$$\leftarrow$$
 data [SP] \leftarrow [SP] - 4

; push data onto the stack

 \leftarrow [SP] - 4 ; Adjust the stack pointer

Post-update


Pre-update


 $data \leftarrow [[SP]]$


;pull data off the stack

Initial state of the stack

(c) Stack grows down. Stack pointer points to TOS.







PUSH: [SP]
$$\leftarrow$$
 [SP] + 4 [SP]] \leftarrow data


[SP] \leftarrow [SP] + 4; Adjust the stack pointer ••• ; push data onto the stack

Pre-update


data \leftarrow [[SP]] ; pull data off the stack


 \leftarrow [SP] - 4 ; Adjust the stack pointer [SP]


Post-update



(d) Stack grows down. Stack pointer points to first free space.







PUSH: [[SP]]
$$\leftarrow$$
 data [SP] \leftarrow [SP] + 4

; push data onto the stack

 \leftarrow [SP] + 4 ; Adjust the stack pointer

Post-update

Pre-update

 $data \leftarrow [[SP]]$

;pull data off the stack

- ☐ The *two design decisions* need to be made when implementing a stack are
 - o whether the stack grows
 - *up toward low memory addresses* as items are pushed or
 - down toward high memory addresses as items are pushed.
 - o whether the stack pointer points to
 - the *top item* on the stack or
 - the *first free empty space* on the stake.

- □ CISC processors maintain the stack automatically.
- □ RISC processors force the programmer to maintain the stack.

Subroutine Call and Return

- ☐ An important application of the stack is to save return addresses after a subroutine call.

 This is another method to
 - A subroutine call can be implemented by • call, other than using R14.
 - o pushing the return address on the stack and then
 - o jumping to the branch target address.
 - Typically, this operation is implemented automatically by *BSR target* in CISC processor.
 - Once the execution of the subroutine code is completed, a *return from subroutine* instruction is executed, i.e.,
 - o the program counter to be restored to the point it was at after the *BSR Proc_A* instruction had been fetched.

Subroutine Call and Return

 \Box Because ARM does not implement BSR operations, you could synthesize this instruction by:

```
iassume that the stack grows towards
ilow addresses and the SP points at
ithe top item on the stack.

STR r15,[r13,#-4]! ipre-decrement the stack pointer AND
ipush the return address on the stack
ipush the return address on the stack
ipush the target address (B not BL)
ito return here

Due to the pipeline effect, the PC value will not be the
```

address of the current instruction. Instead, it will be current address +12. Yes, it is +12, not +8, as it is STR instruction

☐ Because ARM does not support a stack-based subroutine return mechanism, you would have to write:


```
LDR r12,[r13],#+4 ;get saved PC and post-increment; stack pointer; fix PC and load into r15 to return


Why did we subtract 4?
```

Why did not we copy the stack content directory to r15?


Nested subroutines

FIGURE 3.48 An example of nested subroutines





Example of nested subroutine



- □ A *leaf routine* doesn't call another routine; it's at the end of the tree.
- ☐ If you call a *leaf routine* with BL,

ADR sp, STACK

- o the return address is saved in link register **r14**.
- ☐ A return to the calling point is made with a MOV pc, lr.
- ☐ If the routine is *not a leaf routine*, you cannot call another routine without first saving the link register.


```
BL Fun_1 ;call a simple leaf routine
BL Fun_2 ;call a routine that calls a nested routine
Loop B Loop
```


```
Fun_1 NOP ; this is a leaf routine MOV pc,lr ; return by copying the LR value into PC
```


STACK SPACE 0x10 What kind of stack is used here?


183


- □ Subroutine Fun_1 is a leaf subroutine that does not call a nested subroutine and, therefore, we don't have to worry about saving the link register, r14, and we can return by executing MOV pc, lr.
- □ Subroutine Fun_2 contains a call to a nested subroutine and we have to save the link register in order to return from Fun_2.
- \square The simplest way of *saving* the link register is to *push* it on the stack.
- ☐ To return from Fun_2, we *restore the pushed* r14 into the program counter.





























194





196



197

Data Organization and Endianism

- ☐ The way in which numbers are stored in memory is not a trivial matter.
 - It can lead to incompatibilities between microprocessor families that store data in different ways.

Data Organization and Endianism

- \square *Bit* numbering can vary between processors.
- ☐ Figure 3.51a shows *right-to-left* numbering, with *the least-significant bit on the right*.
 - Microprocessors (e.g., Intel) number the bits of a word from the *least-significant bit* (*lsb*) which is bit 0, to the *most-significant bit* (*msb*) which is bit m-1
- □ Some microprocessors, (PowerPC) reverse this scheme, as illustrated in Figure 3.51(b).

FIGURE 3.51

Numbering the bits of a byte

7 6 5 4 3 2 1 0

0 1 2 3 4 5 6 7


- (a) Bit numbering with the least-significant bit at the right
- (b) Bit numbering with the least-significant bit at the left


© Cengage Learning 2014

199

Data Organization and Endianism

- □ As well as the way in which we *organize the bits of a byte*, we have to consider the way in which we *organize the individual bytes of a word*.
- ☐ The figures below demonstrates that we can number the bytes of a word in two ways. We can either
 - Put the most-significant byte at the lowest byte address of the word (big endian), or
 - Put the *least-significant byte* at the *lowest byte address* of the word (*little endian*).





200