Instruction Encoding

ARM Instruction:

CMPGT r3, r5

FIGURE 3.26

Condition = 1100 (GT)

Op-Code = 1010 (i.e., CMP)

s = 1 (update flags)

 $r_{destination} = 0000 (must be zeros)$

 $r_{\text{source}1} = 0011 \text{ (first operand)}$

= 0 (second operand not a constant)

Operand 2

 $r_{\text{source2}} = 0101$ shift type = 00 (logical left) shift length = 00000


3 3 2 2 2 2 2 2 **2 2 2 2 1** 1 1 1 1 **1 1 1 1** 1 1 0 0 **0 0 0 0** 0 0 0 0 0 0 **1 0 9 8** 7 6 5 4 **3 2 1 0** 9 8 7 6 **5 4 3 2** 1 0 9 8 7 6 **5 4** 3 2 1 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 1

TABLE 3.2 ARM's Conditional Execution and Branch Control Mnemonics

Encoding	Mnemonic	Branch on Flag Status	Execute on condition
0000	EQ	Z set	Equal (i.e., zero)
0001	NE	Z clear	Not equal (i.e., not zero)
0010	CS	C set	Unsigned higher or same
0011	CC	C clear	Unsigned lower
0100	MI	N set	Negative
0101	PL	N clear	Positive or zero
0110	VS	V set	Overflow
0111	VC	V clear	No overflow
1000	HI	C set and Z clear	Unsigned higher
1001	LS	C clear or Z set	Unsigned lower or same
1010	GE	N set and V set, or N clear and V clear	Greater or equal
1011	LT	N set and V clear, or N clear and V set	Less than
1100	GT	Z clear, and either N set and V set, or N clear and V clear	Greater than
1101	LE	Z set, or N set and V clear, or N clear and V set	Less than or equal
1110	AL		Always (default)
1111	NV		Never (reserved)

0xC1530005

In all test-and-compare instructions, i.e., TST, TEQ, CMP, and CMN, the destination register field MUST BE encoded as 0000



Encoding the ARM's data processing instructions

00 = logical left

01 = logical right

11 = rotate right

10 = arithmetic right

Instruction Encoding

ARM Instruction: MOV PC, LR

Condition = 1110 (always - unconditional)

Op-Code = 1101 (i.e., MOV)

 $S = 0 \pmod{MOVS}$

 $r_{destination} = 1111 (PC)$

 $r_{source1} = 0000 (must be zeros)$

= 0 (second operand not a constant)

Operand 2

 $r_{\text{source2}} = 1110$ shift type = 00 (logical left)

shift length = 00000


1 0 0 0 0 0 0 0 0 1 1 1 0 1 1 0 1 0 0 0 0

ARM's Conditional Execution and Branch Control Mnemonics

	Encoding	Mnemonic	Branch on Flag Status	Execute on condition						
	0000	EQ	Z set	Equal (i.e., zero)						
	0001	NE	Z clear	Not equal (i.e., not zero)						
	0010	CS	C set	Unsigned higher or same						
	0011	CC	C clear	Unsigned lower						
	0100	MI	N set	Negative Positive or zero						
	0101	PL	N clear							
	0110	VS	V set	Overflow						
	0111	VC	V clear	No overflow						
	1000	HI	C set and Z clear	Unsigned higher						
	1001	LS	C clear or Z set	Unsigned lower or same						
	1010	GE	N set and V set, or N clear and V clear	Greater or equal						
	1011	LT	N set and V clear, or N clear and V set	Less than						
	1100	GT	Z clear, and either N set and V set, or N clear and V clear	Greater than						
)	1101	LE	Z set, or N set and V clear, or N clear and V set	Less than or equal						
5	1110	AL		Always (default)						
)	1111	NV		Never (reserved)						



In all moving instructions, i.e., MOV, and MVN, the source, register field MUST BE encoded as 0000




Encoding the ARM's data processing instructions

© 2014 Cengage Learning Engineering. All Rights Reserved

FIGURE 3.26

Instruction Decoding

Machine Language Instruction: 0xE1B01061



© 2014 Cengage Learning Engineering. All Rights Reserved


Handling Literals

☐ In ARM, *operand 2* can is a literal.

```
ADD \mathbf{r0}, r1, #7 ; adds 7 to r1 and puts the result in r0. MOV \mathbf{r3}, #25 ; moves 25 into r3.
```

- □ What is the range of such literals?
 - *Operand 2* is a 12-bits field, i.e., it can encode **4096** different values
 - ARM encodes these 12-bits as a value from 0 to 255 (i.e., 8-bits) to be rotated (aligned) according to the value of the other bits (i.e., 4-bits)
- ☐ Figure 3.28 illustrate the format of ARM's instructions with a literal operand.

FIGURE 3.28 Diagram of ARM's literal operand encoding




Architecture: Themes and Variations, 1st Edition

Clements

You need to know how to decode and encode literals

Handling Literals

Encoded literal	Scale value	#of rotations right =2 × Scale value	# of rotations left =32 - 2 × Scale value	Decoded literal
0000 mnop wxyz	0	0	(32) ₁₀	0000 0000 0000 0000 0000 0000 mnop wxyz
1111 mnop wxyz	(15) ₁₀	(30) 10	2	0000 0000 0000 0000 0000 00 mn opwx yz 00
1110 mnop wxyz	(14) ₁₀	(28) 10	4	0000 0000 0000 0000 0000 mnop wxyz 0000
1101 mnop wxyz	(13) ₁₀	(26) ₁₀	6	0000 0000 0000 0000 00 mn opwx yz 00 0000
1100 mnop wxyz	(12) ₁₀	(24) 10	8	0000 0000 0000 0000 mnop wxyz 0000 0000
1011 mnop wxyz	(11) ₁₀	(22) 10	(10) ₁₀	0000 0000 0000 00 mn opwx yz 00 0000 0000
1010 mnop wxyz	(10) ₁₀	(20) 10	(12) ₁₀	0000 0000 0000 mnop wxyz 0000 0000 0000
1001 mnop wxyz	9	(18) 10	(14) ₁₀	0000 0000 00 mn opwx yz 00 0000 0000 0000
1000 mnop wxyz	8	(16) 10	(16) ₁₀	0000 0000 mnop wxyz 0000 0000 0000 0000
0111 mnop wxyz	7	(14) ₁₀	(18) ₁₀	0000 00 mn opwx yz 00 0000 0000 0000 0000
0110 mnop wxyz	6	(12) ₁₀	(20) ₁₀	0000 mnop wxyz 0000 0000 0000 0000 0000
0101 mnop wxyz	5	(10) 10	(22) ₁₀	00 mn opwx yz 00 0000 0000 0000 0000 0000
0100 mnop wxyz	4	8	(24) ₁₀	mnop wxyz 0000 0000 0000 0000 0000 0000
0011 mnop wxyz	3	6	(26) ₁₀	opwx yz00 0000 0000 0000 0000 0000 00mn
0010 mnop wxyz	2	4	(28) ₁₀	wxyz 0000 0000 0000 0000 0000 0000 mnop
0001 mnop wxyz	1	2	(30) ₁₀	yz00 0000 0000 0000 0000 00mn opwx



Instruction Encoding

ARM Instruction: ORRGTS **r1**, r2, #0xAA00 Condition = 1100 (Greater than) Op-Code = 1100 (i.e., ORR) TABLE 3.2 S = 1 (ORRGTS) $r_{destination} = 0001$ (destination operand)

r_{source1} = 0010 (first operand) # = 1 (second operand is a constant)

Operand 2 (to be 0-255 and a rotation)

8-bit immediate value = 0xAArotations left = 8

equivalent to 24 rotations right

Half of the rotations right = 12


i.e., 1100 in binary

_	_			_	_		_				_	_	_	_	_					_	_	-	-	_	_	_	_	•	-	0 1	•
1	1	0	0	0	0	1	1	1	0	0	1	0	0	1	0	0	0	0	1	1	1	0	0	1	0	1	0	1	0	1	0

ARM's Conditional Execution and Branch Control Mnemonics

	Encoding	Mnemonic	Branch on Flag Status	Execute on condition
	0000	EQ	Z set	Equal (i.e., zero)
	0001	NE	Z clear	Not equal (i.e., not zero)
	0010	CS	C set	Unsigned higher or same
	0011	CC	C clear	Unsigned lower
	0100	MI	N set	Negative
	0101	PL	N clear	Positive or zero
	0110	VS	V set	Overflow
	0111	VC	V clear	No overflow
	1000	HI	C set and Z clear	Unsigned higher
	1001	LS	C clear or Z set	Unsigned lower or same
	1010	GE	N set and V set, or N clear and V clear	Greater or equal
_	1011	LT	N set and V clear, or N clear and V set	Less than
2	1100	GT	Z clear, and either N set and V set, or N clear and V clear	Greater than
	1101	LE	Z set, or N set and V clear, or N clear and V set	Less than or equal
	1110	AL		Always (default)
1	1111	NV		Never (reserved)


0xC3921CAA



© 2014 Cengage Learning Engineering. All Rights Reserved

Instruction Decoding

Machine Language Instruction: 0x42742F55



Computer Organization and Architecture: Themes and Variations, 1st Edition Note that, the ARM

Addressing Modes

assembly language and the RTL language have two different interpretations to the square brackets.

Instruction

RTL form

Description

ADD r0, r1, #Q $[r0] \leftarrow [r1] + Q$ *Literal*:

Add the integer Q to the content of register r1 and store the result in r0

LDR r0, Mem

 $[r0] \leftarrow [Mem] \quad direct (i.e., absolute):$

Load the content of memory location Mem into register r0.

This addressing mode is <u>not supported by ARM</u> but is supported by all CISC processors

LDR r0, [r1] $[r0] \leftarrow [[r1]]$

Register Indirect:

Load r0 with the content of the memory location pointed at by r1

☐ The ARM lacks a simple memory *direct* (i.e., *absolute*) addressing mode (i.e., does not have an LDR ro, address instruction that implements direct addressing to load the contents of a memory location denoted by address into a register.)

Register Indirect Addressing


- ☐ In *register indirect addressing*, the memory location of an operand is given by the contents of a register.
- □ All computers support some form of register indirect addressing.
- ☐ This is also called:
 - o *Indexed*
 - o Pointer-based

Register Indirect Addressing

☐ In ARM, the register indirect addressing is indicated by means of *square brackets*; for example,

```
LDR \mathbf{r1}, [r0] ; [r0] \leftarrow [[r1]] ; Load r1 with the content of ; the memory location pointed at by r0
```

FIGURE 3.31 Register indirect addressing



119

Register Indirect Addressing


☐ Consider what happens if we next execute

```
ADD r0,r0,#4;[r0] \leftarrow [r0] + 4 ;Add 4 to the contents of register r0; i.e., increment the pointer by one word
```

- ☐ Figure 3.32 demonstrates the effect of incrementing the pointer register. It now points to the next location in memory.
- ☐ This allows us to use the same instruction (LDR r1, [r0]) to access a sequence of memory locations; for example, a list, matrix, vector, array, or table.

FIGURE 3.32

Effect of incrementing the pointer register



- □ **ARM** supports a memory-addressing mode where the *effective address* of an operand is **computed by adding** the *contents of a register* to a *literal offset* encoded into the load/store instruction.
- ☐ This addressing mode is often called *base plus displacement addressing*.
- Figure 3.33 illustrates the instruction LDR **r0**, [r1,#4]. The effective address is the sum of the content of the pointer register r1 plus offset 4; that is, the operand is 4 bytes after the address specified by the pointer.
- □ In base plus displacement addressing mode,

1000 + 4 = 1004.

o the literal offset is a <u>true 12-bit literal</u> (0-4095), <u>not</u> 0-255 and a rotation

as in the literals. **FIGURE 3.33** Register indirect addressing with an offset The literal offset must be Memory preceded by "#" sign Instruction register Op-code Operand Effective address Destination Source Pointer register 120 If the instruction is LDR r1, [r0, #4] and r0 contains 1000, the effective address of the source operand is

- ☐ The following fragment of code demonstrates the use of offsets to implement array access.

```
□ Because the offset is a constant, it cannot be changed at runtime.
      EOU
                       ; offsets for days of the week
Sun
Mon
      EOU 4
      EQU
Tue
                            To store the address of Week
      EOU 12
Wed
                              in r0, you may also use
Thu
      EOU 16
    EOU 20
Fri
                                 LDR r0,=Week
      EOU 24
Sat
      ADR r0, Week
                          ; r0 points to array Week
      LDR r2, [r0, #Tue]
                          ;Load the data for Tuesday into r2
      LDR r3, [r0, #Wed] ; Load the data for Wednesday day into r2
      ADD r4, r2, r3
                     ; Add Tuesday and Wednesday
      STR r4, [r0, #Mon] ; Store the result in Monday
Week
      DCD 0x11111111
                       ; data for day 1 (Sunday)
      DCD 0x2222222
                       ; data for day 2 (Monday)
      DCD 0x33333333
                       ; data for day 3 (Tuesday)
      DCD 0x44444444
                       ; data for day 4 (Wednesday)
      DCD 0x5555555
                       ; data for day 5 (Thursday)
```

; data for day 6 (Friday)

; data for day 7 (Saturday)


DCD 0x66666666

DCD 0x7777777



The machine language code for it is "E1A00000".

Decode this machine language code to know the actual instruction to be executed.



- □ Any ARM register can be used to implement register indirect addressing.
- \square However, **r15** is not just a register; it is the *program counter*.
- ☐ If **r15** is used as a *pointer register* to access an operand, the resulting address is called *program counter relative addressing*.
 - The operand location is
 - specified with respect to the current code location.
 - Moving the code and its associated data to a different location in memory will not need any recalculation for operand addresses.
- □ Consider the instruction

```
LDR r0, [r15, #100]
```

- The operand is specified as 100 bytes from the content of **r15**.
- o This is <u>not</u> 100 bytes from the "LDR **r0**, [r15, #100]" instruction.
- Note that, the PC (r15) is incremented after fetching an instruction.
 - The ARM's PC is actually 8 bytes after the current instruction (due to the use of the pipelining mechanism that overlaps operations)

Register Indirect Addressing with Base and Index Registers

☐ You can specify the offset as a second register so that you can use a *dynamic offset* that can be modified at runtime (See Figure 3.35).


```
LDR r2, [r0, r1]
```

```
; [r2] \leftarrow [[r0] + [r1]] load r2 with ; the location pointed at by r0 plus r1
```

The above instruction and the figure in the book (page 188 - 189) are *not* compatible.

You should change one of them.


FIGURE 3.35 Indexed addressing with a register offset



Register Indirect Addressing with Base and Index Registers + Scaling

- \Box In this example below, register r1 is multipled by 4.
 - o This allows you to use a scaled offset when dealing with arrays.

LDR $\mathbf{r2}$, [r0,r1,LSL #2]; [r2] \leftarrow [[r0] + 4 \times [r1]] Scale r1 by 4



Register Indirect Addressing with Base and Index Registers + Scaling

Example: Consider the following fragment of C code, where j is
a long int array:
 for(i = 0; i < 21; i++)
 {
 j[i] = j[i] + 10;
}</pre>

☐ This C code can be translated into *ARM* assembly language as follow

```
MOV
            r0,#0
                                  ;Use r0 as the counter i
                       Not correct
                                  ; Initialize counter i to zero
                       in the book
     ADR
            r8,j
                                  ; Index register r8 points to
                       page 186_
                                  ; array j (pseudo instruction)
            r1, [r8, r0, lsl #2]
                                  ; REPEAT Get j[i]
Loop LDR
     ADD
            r1, r1, #10
                                     Add 10 to j[i]
            r1,[r8,r0,ls1 #2]
     STR
                                ; Save j[i]
            r0, r0, #10,
     ADD
                                     Increment loop counter i
            r0,#21
                                     Compare loop counter with
     CMP
                       Not correct
                                                                  126
                                     terminal value + 1
                       in the book
                       page 186
                                  ; UNTIL i = 21
     BNE
            Loop
```

Auto-indexing Addressing Mode

- □ Elements in an array, or similar data structure, are frequently accessed sequentially.
 - To facilitate such action, *Auto-indexing addressing* modes have been implemented.
 - In *Auto-indexing addressing* modes, the *pointer is* automatically adjusted to point at the next element before or after it is used, i.e., similar to *++p and *p++, respectively, in C
- □ ARM's auto-indexing modes are implemented by
 - o adding an offset to the base (i.e., pointer register).
- **→ ARM** implements two auto-indexing modes
 - Auto-indexing *pre*-indexed
 - Auto-indexing *post*-indexed

Auto-indexing Pre-indexed Addressing Mode

- □ Auto-indexing pre-indexed addressing
 - o increments the base register by an offset
 - o accesses the operand at the location pointed to by the *updated* base register.
 - o similar to *++p in C
- □ ARM's auto-indexing pre-indexed addressing mode is
 - o *indicated by* appending the suffix! to the end of the address.
- ☐ Consider the following ARM instruction:

```
LDR r0,[r1,#8]! ;load r0 with the word pointed at by ;register r1 plus 8 and update the ;pointer by adding 8 to r1
```

- ☐ The RTL definition of this instruction is given by
- $[r0] \leftarrow [[r1] + 8]$ Access the memory 8 bytes beyond the base register r1 $[r1] \leftarrow [r1] + 8$ Update the pointer (base register) by adding the offset
- ☐ This *auto-indexing pre-indexed mode* does not cost additional execution time, because it is performed in parallel with memory access.

Auto-indexing Pre-indexed Addressing Mode


□ Consider this example of the addition of two arrays (8 elements each).

```
Len EOU
                         ; let's make the arrays 8 words long
    ADR r0, A - 4

ADR r1, B - 4

ADR r2, C - 4
                         ; register r0 points at 4 bytes prior
                         ; to the beginning of array A
                        ; register r1 points at 4 bytes prior
                        ; to the beginning of array B
                         ; register r2 points at 4 bytes prior
                         ; to the beginning of array C
    MOV r5, #Len
                         ; use register r5 as a loop counter
Loop LDR r3, [r0, #4]! ; get element of A
    LDR r4, [r1, #4]! ; get element of B
    ADD r3, r3, r4 ; add two elements
    STR \mathbf{r3}, [\mathbf{r2}, \#4]!; store the sum in C
     SUBS r5, r5, #1 ; test for end of loop
                                                               129
    BNE
          Loop
                        ; repeat until all done
```

Auto-indexing Pre-indexed Addressing Mode



Auto-indexing Post-indexed Addressing Mode

- □ Auto-indexing *post-indexed* addressing
 - o first accesses the operand at the location pointed to by the base register,
 - o then increments the base register.
 - o similar to *p++ in C
- □ ARM's auto-indexing **post**-indexed is **denoted** by placing the offset **outside**<u>the square</u>.
- ☐ Example:

```
LDR r0,[r1],#8;load r0 with the word pointed at by r1;now do the post-indexing by adding 8 to r1
```


☐ The RTL definition of this instruction is:

```
[r0] \leftarrow [[r1]] Access the memory address in base register r1 [r1] \leftarrow [r1] + 8 Update pointer (base register) by adding offset
```

Auto-indexing Post-indexed Addressing Mode


□ Consider this example of the addition of two arrays (8 elements each).

```
;let's make the arrays 8 words long
    EOU
Len
         ro,A
    ADR
                       ; register r0 points at array A
    ADR r1, B
                       ; register r1 points at array B
    ADR r2,C
                       ; register r2 points at array C
        r5,#Len
                       ; use register r5 as a loop counter
    MOV
Loop LDR r3, [r0], #4 ; get element of A
    LDR r4, [r1], #4 ; get element of B
    ADD r3, r3, r4 ; add two elements
    STR \mathbf{r3}, [r2], #4 ; store the sum in C
    SUBS r5, r5, #1 ; test for end of loop
    BNE
                       ; repeat until all done
         Loop
```



Adjust pointer then use the adjusted pointer.

Do NOT write-back (do not update) the adjusted pointer.



Adjust pointer then use the adjusted pointer.

Write-back (update) the adjusted pointer.


(a) LDR r0, [r1,#12]
Offset added to base register to generate effective address. Operand accessed at effective address. Base register remains unchanged.

(b) LDR r0, [r1,#12]!

Offset added to base register to generate effective address.

Operand accessed at effective address. Base register updated after access.

Why do not we have "Use the original base pointer then adjust pointer" with "Do NOT write-back (do not update) the adjusted pointer"?



Use the original base pointer then adjust pointer.

Write-back (update) the adjusted pointer.

(c) LDR r0, [r1], #12
Effective address specified by base register. Operand accessed at effective address. Offset added to base register after the access.

133