Tutorial 05: ARM Data Definition Directives and ARM Pseudo Instructions

Computer Science Department

CS2208b: Introduction to Computer Organization and Architecture

Winter 2019

Instructor: Mahmoud R. El-Sakka

Office: MC-419

Email: elsakka@csd.uwo.ca

Phone: 519-661-2111 x86996



☐ Assembly language directives include:

AREA To name a region of code or data

ENTRY The execution starting point

END The physical end of the program

name EQU value Equate a name to a value

Will not make any memory allocation, i.e.,

Similar to #define in C

{label} DCD v. expr {, v. expr} ... Set up one or more 32-bit constant in memory

Must start at a multiple of 4 address location

{label} DCW v. expr {, v. expr} ... Set up one or more 16-bit constant in memory

Must start at an even address location

{label} DCB v. expr {, v. expr} ... Set up one or more 8-bit constant in memory

Can start anywhere

{label} SPACE size expr Reserves a zeroed block of memory

Can start anywhere

ALIGN Ensures that next instruction is

correctly aligned on 32-bit boundaries,

i.e., to start at a multiple of 4 address location



- □ Some symbols in Keil assembler have different meanings, based on their location within the instruction:
 - o Equal sign "="
 - at the opcode column means DCB
 - as a prefix of the 2nd operand of an LDR instruction means pseudo instruction
 Example 1:

```
XYZ = 0x41; the = sign in this context means DCB, i.e.,

XYZ DCB 0x41

What will happen if the "=" sign is omitted?

Example 2:

LDR r0,=0x12345678; to LDR the 32-bit value 0x12345678 into r0

LDR r0,=PPP; to LDR the 32-bit address of PPP into r0

the = sign in this context means the LDR here is a pseudo instruction
```

- o Ampersand sign "&"
 - at the opcode column means DCD
 - as a prefix of an operand means a HEX value of a single byte (i.e., similar to 0x)
 Example 3:

```
AAA & 0x123456 ;the & sign in this context means DCD, i.e.,

AAA DCD 0x123456

Example 4:

MOV r0,#&8F ;the & sign in this context means a HEX value of a single byte
```

- Percent sign "%"
 - at the opcode column means SPACE

```
Example 5:

BBB % 0x40 ;the % sign in this context means SPACE, i.e.,

BBB SPACE 0x40
```



☐ The Keil assembler uses

a prefix 0x to indicate hexadecimal, e.g.,

```
MOV r1, #0x9C
or
DCD 0x9C
```

a prefix 2_ to indicate binary, e.g.,

```
MOV r1, #2_10011100
or
DCD 2 10011100
```

a prefix 8_ to indicate octal, e.g.,

```
MOV r1, #8_234
or
DCD 8_234
```

no prefix to indicate decimal, e.g.,


```
MOV r1, #156
or
DCD 156
```


In ARM assembly, the "#" means Literal or immediate addressing mode


```
In ARM assembly,
It is illegal to use "#" with
DCD, DCW, or DCB
```





```
AREA More data definitions, CODE, READONLY
       ENTRY
      MOV r0, # 0xFC; Store a Positive HEX number in r0
      MOV r1, #-0xFC; Store a negative HEX number in r1
      MOV r2, # 240; Store a Positive decimal number in r2
      MOV r3, # -240; Store a negative decimal number in r3
          loop
loop
      В
          1,1,1,1; the "=" here means DCB
one
Letter DCB &41
               ; the "%" here means an ASCII code in HEX (MUST BE between 00 and FF)
                   ; The "0x" prefix is NOT allowed after the "&"
                   ; DCB can start at any memory location.
                  ; Must start at an even address location.
      DCW 2
two
                   ; One byte to be skipped to adjust the location counter.
                   ; IF YOU PUT ALIGN BEFORE THIS DCW, IT WILL SKIP 3 BYTES, NOT JUST ONE,
                   ; TO MAKE THE ADDRESS MULTIPLE OF 4
four
             4,4 ; the "&" here means DCD
                  ; DCD must start at a multiple of 4 address location
            2 1010 ; Binary positive number
      DCD
      DCD -2_1010 ; Binary negative number
      DCD 8_12345670 ; Octal positive number
            -8 12345670 ; Octal negative number
      DCD
      DCB
                         ; Any data directive can be without label
data 1 SPACE 5
                        ; reserves a ZEROED 5 bytes block of memory
                         ; the "%" here means SPACE
data 2 %
       ALTGN
                ; ADVANCE THE LOCATION COUNTER TO THE NEXT MULTIPLE OF 4 ADDRESS LOCATION
data 3 SPACE 5
       END
```









































































- The ARM assembler supports a number of pseudoinstructions that are translated into the appropriate combination of ARM instructions at assembly time.
- Consider the following assembly program:

```
AREA prog1, code, READONLY

ENTRY

LDR r0,[r1]

LDR r0, =0xFF ; pseudo-instruction

LDR r0, =0xFFF ; pseudo-instruction

LDR r0, X ; pseudo-instruction

LDR r0, =X ; pseudo-instruction


ADR r0, X ; pseudo-instruction

ADR r0, X ; pseudo-instruction


100p B 100p


X DCD 0xAAAAAAAA


END
```



























Same address (no change)







Consider we changed the previous program as follow:

```
AREA prog1, code, READONLY
                                                        AREA prog1, code, READONLY
     ENTRY
                                                         ENTRY
     LDR r0,[r1]
                                                        LDR r0,[r1]
     LDR \mathbf{r0}, =0xFF
                      ; pseudo-instruction
                                                        LDR \mathbf{r0}, =0xFF
                                                                          ; pseudo-instruction
     LDR \mathbf{r0}, =0xFFF
                      ; pseudo-instruction
                                                        LDR \mathbf{r0}, =0xFFF
                                                                          ; pseudo-instruction
     LDR r0, X
                      ; pseudo-instruction
                                                        LDR r0, X
                                                                          ; pseudo-instruction
     LDR r0, =X
                      ; pseudo-instruction
                                                        LDR r0, =X
                                                                          ; pseudo-instruction
     ADR r0, X
                      ; pseudo-instruction
                                                        ADR r0, X
                                                                          ; pseudo-instruction
loop B loop
                                                   loop B loop
X
     DCD 0xAAAAAAA
                                                         AREA prog1, data, READONLY
     END
                                                        DCD 0xAAAAAAAA
                                                   Χ
                                                         END
```

What is the effect of this change on the generated code?











Consider the following assembly program:


```
AREA prog1, code, READONLY
ENTRY
MOV r0, #0xEE
MOV r1,r0
NEG r2,r0
MVN r3,r0
loop B loop
END
```













Consider we changed the previous program as follow:

```
AREA prog1, code, READONLY

ENTRY

MOV r0, #0xEE

MOV r1,r0

NEG r2,r0

MVN r3,r0

loop B loop

END
```

```
AREA prog1, code, READONLY
ENTRY
MOV r0, #-0xEE
MOV r1,r0
NEG r2,r0
MVN r3,r0
loop B loop
END END
```

What is the effect of this change on the generated code?

