



FIGURE 3.2 Partial structure of a hypothetical stored program machine


Structure of a Computer

- We are going to use the ARM processor to introduce assembly language and a modern ISA.
- *However*, we begin with the description of a very simple *hypothetical* computer to keep things simple.

FIGURE 3.2 Partial structure of a hypothetical stored program machine


Structure of a Computer

- ❑ In the *fetch phase*, the program counter supplies the address of the next instruction to be executed to the **MAR** to read this instruction and the PC is incremented by the size of an instruction.
- ❑ The instruction is read and loaded into the memory buffer register, **MBR**, and then copied to the instruction register, **IR** where the op-code is decoded.

FIGURE 3.2 Partial structure of a hypothetical stored program machine


Structure of a Computer

- In the *execute phase*, the operands may be read from the *register file*, transferred to the *ALU (arithmetic and logic unit)* where they are operated on and then the result passed to the *destination register*. This is what we called, *register-to-register* operation

FIGURE 3.2 Partial structure of a hypothetical stored program machine

Structure of a Computer


- If the operation requires a memory access (e.g., a load or store), the memory address in the instruction register is sent to the **MAR** and a read or write operation performed.

FIGURE 3.2 Partial structure of a hypothetical stored program machine


Structure of a Computer

- But, how can we combine two input data lines together?

FIGURE 3.2



- ❑ But, how can we combine two input data lines together?





Structure of a Computer

□ Fetch/execute cycle in RTL


FETCH $[MAR] \leftarrow [PC]$;copy PC to MAR
 $[PC] \leftarrow [PC] + 4$;increment PC
 $[MBR] \leftarrow [[MAR]]$;read instruction pointed at by MAR
 $[IR] \leftarrow [MBR]$;copy instruction in MBR to IR

LDR $[MAR] \leftarrow [IR(\text{address})]$;copy operand address from IR to MAR
 $[MBR] \leftarrow [[MAR]]$;read operand value from memory
 $[r1] \leftarrow [MBR]$;add the operand to register r1



Fetching and Executing an Instruction



Fetching and Executing an Instruction




Fetching and Executing an Instruction



Dealing with Constants

FIGURE 3.4 Information paths for literal operands



- ❑ Suppose we want to **load the number 1234 itself (a.k.a. literal operand)** into register r1.
- ❑ **ADD r0,r1,#25** adds the value 25 to the content of r1 and puts the sum in r0
- ❑ A path from the instruction register, **IR**, routes a literal operand to **either the register file, MBR, and ALU**
- ❑ When **ADD r0,r1,#25** is executed, the operand to be added to r1, **#25**, is routed from the operand field of the **IR**, rather than from the memory system via the **MBR**.

Who will decide which route to use?