- ☐ The *multiply* instruction, MUL **Rd**, Rm, Rs
 - o Takes two 32-bit signed integer values from registers Rm and Rs
 - o Forms their 64-bit product
 - o Stores in 32-bit register Rd the lower-order 32 bits of the 64-bit product.

```
MOV r0,#121 ;load r0 with 121

MOV r1,#96 ;load r1 with 96

MUL r2,r0,r1 ;r2 = r0 x r1
```

- □ A 32-bit by 32-bit multiplication is *truncated* to the lower-order 32 bits.
- ☐ In MUL instruction, same register can't be used to specify both the destination Rd and the operand Rm,
 - o because ARM's implementation uses **Rd** as a temporary register during multiplication. This is a feature of the ARM processor.
- □ ARM *does not* allow multiply by a constant

- □ ARM has a *multiply and accumulate* instruction, MLA, that
 - o performs a multiplication and adds the product to a running total.
- ☐ MLA instruction has a four-operand form:

```
MLA \ Rd, Rm, Rs, Rn ; [Rd] = [Rm] × [Rs] + [Rn].
```

- ☐ As in the normal MUL instruction,
 - o A 32-bit by 32-bit multiplication is *truncated* to the lower-order 32 bits.
 - o same register can't be used to specify both the destination Rd and the operand Rm

- □ ARM's *multiply and accumulate* supports the calculation of an *inner product* (a.k.a. *dot product*).
- ☐ The inner product is used in multimedia applications
- \Box The inner product of two vectors $\mathbf{a} = [a_1, a_2, ..., a_n]$ and $\mathbf{b} = [b_1, b_2, ..., b_n]$ is defined as

$$s = \mathbf{a} \cdot \mathbf{b} = \sum_{1}^{n} a_i b_i = a_1 b_1 + a_2 b_2 + \dots + a_n b_n$$

☐ The following code fragment shows how the multiply and accumulate instruction is used to form the inner product between n-component vectors, Vector1 and Vector2

```
AREA MultiplyAndAccumulateExample, CODE, READONLY
        ENTRY
                          ;4 components in this example
        EQU
\mathbf{n}
        MOV r4, #n ; r4 is the loop counter
        MOV r3,#0 ;clear the inner product
        ADR r5, Vector1 ; r5 points to vector 1
        ADR r6, Vector2 ; r6 points to vector 2
        LDR r0,[r5],#4
Loop
                         ; REPEAT
                            read a component of A
                            and update the pointer
                            get the second element
        LDR r1,[r6],#4
                            and update the pointer
        MLA r3, r0, r1, r3; add new product term to the total
                            (r3 = r3 + r0 \cdot r1)
        SUBS r4, r4, #1
                         ; decrement the loop counter
                           (and remember to set the CCR)
                         ;UNTIL all done
        BNE
            Loop
Vector1 DCD 1,2,3,4
```

© 2014 Cengage Learning Engineering. All Rights Reserved

Vector 2 DCD 2,3,4,5 END © 2014 Co

- ☐ In addition to the 32-bit MUL and MLA, ARM includes several forms of multiplication instruction, including
 - o UMLL Unsigned long multiply

 $(Rm \times Rd \text{ yields } 64\text{-bit product in two registers})$

- o UMLAL Unsigned long multiply-accumulate
- o SMULL Signed long multiply
- o SMLAL Signed long multiply-accumulate

- □ ARM does not implement a division operation (at least in its basic models)
- ☐ If needed, the programmer has to write a suitable division routine to implement division

 \square Logical operations are known as *bitwise operations* because they are applied to the individual bits of a register

```
It is ORR, not OR.
```

```
AND r2,r1,r0 → Example: 11001010 . 00001111 → 00001010
```

$$\longrightarrow$$
 ORR **r2**,r1,r0 \longrightarrow Example: 11001010 + 00001111 \longrightarrow 11001111

```
MVN r2,r0 → Example: 11001010 →
```

□ The NOT operation can also be performed by using an EOR with the second operand equal to FFFFFFFF₁₆ (i.e., 32 1's *in a register*)

```
o the value of x \oplus (11...1111)_2 is = \text{NOT } x.
```

```
MOV r1,#0xFFFFFFFF
EOR r2,r1,r0
```

- □ Example: suppose that
 - o register r0 contains the 8 bits bbbbbbxx,
 - o register r1 contains the 8 bits bbbyyybb and
 - o register r2 contains the 8 bits zzzbbbbb, where
 - o x, y, and z represent the bits of desired fields and
 - o the b's are unwanted bits.
- \square We wish to pack these bits to get the final value zzzyyyxx stored in r0.
- ☐ We can achieve this by:

ORR

OR

```
AND r0,r0,#2_11 ;Mask r0 to two bits xx

AND r1,r1,#2_11100 ;Mask r1 to three bits yyy

AND r2,r2,#2_11100000 ;Mask r2 to three bits zzz

ORR r0,r0,r1 ;Merge r1 and r0 to get 000yyyxx

ORR r0,r0,r2 ;Merge r2 and r0 to get zzzyyyxx
```

The Keil assembler uses a prefix

- 2_ to indicate binary
- 8_ to indicate octal
- o Ox to indicate hexadecimal
- o no prefix to indicate decimal

- □ Example: suppose we have an 8-bit string abcdefgh and
 □ we wish to
 clear bits b and d,
 set bits a, e, and f, and
 toggle (invert) bit h,
 - i.e., generate the following output 10c011gh


□ We can achieve this by:


```
AND \mathbf{r0},r0,\#2_10101111; Clear bits b and d to get a0c0efgh ORR \mathbf{r0},r0,\#2_10001100; Set bits a, e, and f to get 10c011gh EOR \mathbf{r2},r2,\#2_1; Toggle bit h
```


- \square **ARM** provides a *bit clear* instruction, **BIC**, that
 - o ANDs its first operand with the *complement* of its second operand.
- **Example:** suppose we have r1 = 10101010 and r2 = 00001111.
 - The instruction BIC **r0**, r1, r2 yield 10100000
 - Same thing can be done using AND **r0**, r1, #0xfffffff0

ARM's Data-Processing Instructions (Shift Operations)


- \square Shift operations move bits one <u>or more</u> places left or right.
 - o Logical shifts
 - *insert a* 0 in the vacated position.
 - o Arithmetic shifts
 - replicate the sign-bit during a right shift
 - o Circular shifts
 - *the bit shifted out of one end is shifted in the other end* i.e., the register is treated as a ring
 - o Circular shifts through carry
 - included the carry bit in the shift path







In a rotate operation, the bit shifted out is copied into the bit vacated at the other end (i.e., no bit is lost during a rotate) The bit shifted out is also copied into the carry bit.



ARM's Data-Processing Instructions (Shift Operations)

Examples of logical shifts

Source string	Direction	Number of shifts	Destination string
0 110011111010111	Left	1	1100111110101110
01 10011111010111	Left	2	1001111101011100
011 0011111010111	Left	3	0011111010111000
011001111101011 <mark>1</mark>	Right	1	0011001111101011
01100111110101 11	Right	2	0001100111110101
0110011111010 111	Right	3	0000110011111010

ARM's Data-Processing Instructions (Shift Operations)


- ☐ The *rotate through carry* instruction (sometimes called *extended shift*) included the carry bit in the shift path.
 - o The carry bit is shifted into the bit of the word vacated, and
 - o the bit of the word shifted out is shifted into the carry.
- ☐ If the carry = 1 and the eight-bit word to be shifted is 01101110, a rotate left through carry would give 11011101 and

carry = 0

FIGURE 3.24

The rotate through carry

Rotate right through carry



81

Implementing a Shift Operation on the ARM

- □ **ARM** has no explicit shift operations!!.
- □ ARM combines shifting with other data processing operations, where
 - o the <u>second operand</u> in the arithmetic operation (i.e., the <u>third parameter in</u> <u>the assembly arithmetic instruction</u>) is allowed to be shifted <u>before</u> it is used.
 - o For example,

ADD
$$\mathbf{r0}$$
, $\mathbf{r1}$, $\mathbf{r2}$, LSL #1 ; $[\mathbf{r0}] \leftarrow [\mathbf{r1}] + [\mathbf{r2}] \times 2$

- logically shift left the contents of r2,
- add the result to the contents of r1, and
- put the results in r0
- □ ARM also combines shifting with moving operations
 - o This way, a shift operation can be performed as a stand alone operation.
 - o For example,

MOV r3, r3, LSL #1 ;
$$[r3] \leftarrow [r3] \times 2$$

o ARM provides pseudo shift instructions, which are translated to MOV instructions.

For example,

LSL r3, r3, #1; will be converted to MOV r3, r3, LSL #1

- □ ARM support both *static* and *dynamic* shifts (except *rotate through carry* instruction which allows *only one single shift* per instruction)
 - o In *static shift*, the number of shift places
 - is determined *when the code is written*
 - can only have the following values, inclusive:
 - LSL: allowable values are from #0 to #31 (32 different values)
 - LSR: allowable values are from #1 to #32 (32 different values)
 - ASR: allowable values are from #1 to #32 (32 different values)
 - ROR: allowable values are from #1 to #31 (31 different values)

 The remaining value is used to encode RRX
 - o In *dynamic shift*, the number of shift places
 - is determined when the code is executed, i.e., at run time
- ☐ You can perform *dynamic shifts* as follow

MOV
$$\mathbf{r4}$$
, r3, LSL r2 ; $[\mathbf{r4}] \leftarrow [\mathbf{r3}] \times 2^{\mathbf{r}2}$ or LSL $\mathbf{r4}$, r3, r2 ; $[\mathbf{r4}] \leftarrow [\mathbf{r3}] \times 2^{\mathbf{r}2}$

This instruction

- o shifts the contents of r3 left by the value in r2 and
- o puts the result in r4.
- If the value in r2 is ≥ 32 , zero will be stored in r4

□ ARM implements only the following five shifts

LSL logical shift left

LSR logical shift right

ASR arithmetic shift right

ROR rotate right

RRX rotate right through carry (one shift)

□ Other shift operations have to be synthesized by the programmer.

- □ Other shift operations have to be synthesized by the programmer.
 - o An arithmetic shift left is effectively the same as a logical shift left
 - Except in some processors (including ARM)
 - the overflow flag will not be updated after a *logical shift*Note: the overflow flag should be updated after *arithmetic shift left*
 - o For a 32-bit value, an *n*-bit rotate shift left is identical to a 32 – *n* rotate shift right
 - Except the value of the carry bit will be shifted by one place.
 - o Rotate left through carry can be implemented by means of ADCS **r0**, r0, r0; add r0 to r0 with carry and set the flags
 - The instruction means r0 + r0 + C, i.e., $2 \times r0 + C$, i.e.,
 - shifting left the content of r0
 - store the value of C in the vacant bit to the left, and
 - storing the shifted out bit in the carry flag

- □ ARM's unconditional branch instruction has the form B target, where target denotes the branch target address which is the address of the next instruction to be executed.
- ☐ The following fragment of code demonstrates how the unconditional branch is used.

```
.. do this ;Some code
```

.. then that ;Some other code

B Next ; Now skip past next instructions

.. ;...the code being skipped

.. ;...the code being skipped

Next .. ; Target address for the branch

- ☐ In a high-level language, the unconditional branch is called a *goto*, which is considered a poor programming style;
- □ Yet, in assembly, the unconditional branch is unavoidable,
 - o Assembly is a low-level language which <u>does not</u> have constructs such as *if* ...then.. else, while, repeat, for, ...

```
□ Consider the following if statement,

IF (X == Y)

THEN Y = Y + 1

ELSE Y = Y + 2
```

- ☐ A test is performed and one of two courses of action is carried out depending on the outcome.
- ☐ We can translate this as:

- ☐ The **conditional branch** instruction
 - o tests the flag bits (condition codes) in the current program status register (CPSR), then
 - o takes the branch if the tested condition is true.
- □ ARM dedicates 4 bits in each instruction to encode
 - 16 different conditions in total
 - o *eight* possible conditional branches based on the state of a *single bit*, namely Zero bit (Z), Negative bit (N), Carry bit (C), and oVerflow bit (V):
 - four that branch on true and
 - four that branch on false.
 - o **six** compound conditional branches
 - o one always branch (unconditional)
 - o *one* never branch (reserved)

TABLE 3.2

ARM's Conditional Execution and Branch Control Mnemonics

Encoding	Mnemonic	Branch on Flag Status	Execute on condition
0000	EQ	Z set	Equal (i.e., zero)
0001	NE	Z clear	Not equal (i.e., not zero)
0010	CS	C set	Unsigned higher or same
0011	CC	C clear	Unsigned lower
0100	MI	N set	Negative
0101	PL	N clear	Positive or zero
0110	VS	V set	Overflow
0111	VC	V clear	No overflow
1000	HI	C set and Z clear	Unsigned higher
1001	LS	C clear or Z set	Unsigned lower or same
1010	GE	N set and V set, or N clear and V clear	Greater or equal
1011	LT	N set and V clear, or N clear and V set	Less than
1100	GT	Z clear, and either N set and V set, or N clear and V clear	Greater than
1101	LE	Z set, or N set and V clear, or N clear and V set	Less than or equal
1110	AL		Always (default)
1111	NV		Never (reserved)

- □ ARM has *four* instructions in its *test-and-compare* group which *explicitly update the condition code flags* (i.e., no need to append an S to any of them)
 - o CMP (compare instruction)
 - Subtracts the second operand from the first and update all flags
 - o **TEQ** (test equivalent instruction)
 - Determines whether two operands are equivalent or not (similar to EORS, except that the result is discarded)
 - TEQ does <u>not</u> update the <u>overflow flag</u> or the <u>carry flag</u>
 - o TST (test instruction)
 - Compares two operands by ANDing them together and update flags
 - Usually used to test individual bits;
 - TST does <u>not</u> update the <u>overflow flag</u> or the <u>carry flag</u>

```
TST r0, #2_00100000 ;AND r0 with 00100000 to test bit 5

BNE LowerCase ;If bit 5 is 1, jump to lowercase
```

- **CMN** (compare negative instruction).
- 2's complement the second operand before performing the comparises
 CMN r1, r2 ; evaluates [r1] (-[r2])

; i.e., evaluate [r1] + [r2]

It is CMN, not CPN. Correct the book, page 178



- □ Nothing illustrates the concept of flow control better than the classic loop constructs that are at the core of so-called structured programming.
- ☐ The following demonstrate the structure of
 - ☐ The WHILE loop,
 - ☐ The UNTIL loop, and
 - ☐ The FOR loop


The WHILE loop example

Loop CMP r0,#0 ;perform test at start of loop BEO WhileExit ;exit on test true

code ... ; body of the loop

B Loop ; Repeat WHILE true

WhileExit Post loop ... ;Exit




The UNTIL loop example

```
Loop code ... ;body of the loop

CMP r0,#0 ;perform test at end of loop

BNE Loop ;Repeat UNTIL true

WhileExit Post loop ... ;Exit
```



The FOR loop example

VOM

```
Loop code
                      ; body of the loop
```

```
SUBS
     r0, r0, #1 ; decrement loop counter,
```

; set flags


; continue until BNE Loop

; count zero

loop ... ; fall through on Post

;zero count

This FOR loop is different than the C FOR loop



The combination loop example

```
LoopStart CMP r1,#0 ; perform test at start of loop

BEQ ComboExit ; exit on test true

code ... ; body of the loop

CMP r2,#0 ; perform test at end of loop

BEQ ComboExit ; exit on test true

SUBS r0,r0,#1 ; decrement loop counter, set flags

BNE LoopStart ; continue until count zero

ComboExit Post loop ... ; Exit
```

95


Instruction Encoding An Insight into the ARM's Architecture

- ☐ The branch instruction (Figure 3.41) has an 8-bit op-code with a 24-bit <u>signed</u> program counter relative <u>offset</u> (<u>word</u> address offset).
- □ Converting the 24-bit offset to real address:
 - o shift left twice the 24-bit offset to convert the word-offset address to a byte-offset address,
 - o **sign-extended** to 32 bits,
 - added it to the current value of the program counter (the result is in the range $PC \pm 32$ MBytes).


Do not forget the pipelining effect

FIGURE 3.41

Encoding ARM's branch and branch-with-link instructions



Instruction Encoding



instruction and 1 for a

branch with link instruction.

to create a 26-bit byte offset.

Instruction Decoding

Machine Language Instruction: **0x1AFFFFFD**

_	_		_	_	_	_	_	_	_	_	_	_	_	_	_			_	_	_	_	_	_	_	_	_	_	_	_	0 1	_
0	0	0	1	1	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1

Bits number 25 26 27 = 101

 $L = 0 \text{ (Not } \mathbf{BL})$ Condition = 0001 (BNE)

Destination address -

Word offset= 0xFFFFFD = −3

Byte offset = $-3 \times 4 = -12$

= Loop address

- (Current address

+ pipelining effect)

= Loop address

- Current address - 8

Hence, (Loop address - Current address) = -12 + 8 = -4

LOOP

BNE LOOP

31 28 27 26 25 24 23	0					
Condition 1 0 1 L	24-bit signed word offset					
↑						
The L-bit is 0 for a br instruction and 1 for branch with link instr	a to create a 26-bit byte offset.					

Encoding ARM's branch and branch-with-link instructions

ARM's Conditional Execution and Branch Control Mnemonics

Encoding	Mnemonic	Branch on Flag Status	Execute on condition
0000	EQ	Z set	Equal (i.e., zero)
0001	NE	Z clear	Not equal (i.e., not zero
0010	CS	C set	Unsigned higher or sam
0011	CC	C clear	Unsigned lower
0100	MI	N set	Negative
0101	PL	N clear	Positive or zero
0110	VS	V set	Overflow
0111	VC	V clear	No overflow
1000	HI	C set and Z clear	Unsigned higher
1001	LS	C clear or Z set	Unsigned lower or same
1010	GE	N set and V set, or N clear and V clear	Greater or equal
1011	LT	N set and V clear, or N clear and V set	Less than
1100	GT	Z clear, and either N set and V set, or N clear and V clear	Greater than
1101	LE	Z set, or N set and V clear, or N clear and V set	Less than or equal
1110	AL		Always (default)
1111	NV		Never (reserved)


Instruction Encoding An Insight into the ARM's Architecture

☐ Figure 3.26 illustrates the structure of the ARM's <u>data processing</u> instructions and demonstrates how bit 25 is used to control

© 2014 Cengage Learning Engineering. All Rights Reserved

Shift type the nature of the second source operand. 00 = logical left 01 = logical right o reduce the course 10 = Arithmetic right 3.26 Encoding the ARM's data processing instructions 11 = rotate right encoding/decoding will not be included 28 27 26 25 21 20 19 16 15 in this course 24 12 11 Condition Op-Code Operand 2 0 0 r_{source1} r_{destination} 11 0000 = ANDinstructions Immediate shift 0001 = EORShift length Shift type 0 r_{source2} are belong to 0010 = SUBi.e., static shift the *data* 0011 = RSB0100 = ADD8 7 instructions 0101 = ADCShift specified by register 0110 = SBCShift type 1 r_{Shift length} 0 i.e., dynamic shift 0111 = RSCMultiplication 1000 = TSTinstructions are 1001 = TEQencoded by Literal operand 1010 = CMP212 (i.e., 4096) different values setting 1011 = CMNbits 25, 26, 27 1100 = ORR98 to zero 1101 = MOVThe <u>rotate right through carry</u> (RRX) is and 1110 = BIC encoded as rotate right with zero shift. bits 4 and / 1111 = MNV to one.

☐ Figure 3.25 illustrates the structure of instructions with shifted operands and shows how the various fields control the shifter and the ALU.




ARM's Flow Control Instructions (Conditional Execution)

- ☐ One of ARM's most unusual features is that each instruction is conditionally executed
 - o associating an instruction with a logical condition.
 - If the stated condition is true, the instruction is executed.
 - Otherwise it is bypassed (*squashed*).
- □ Assembly language programmers indicate the conditional execution mode by appending the appropriate condition to a mnemonic (*mnemonic* is a text abbreviation for an operation code).
- \Box for example,

ADDEQ
$$r1,r2,r3$$
 ; IF Z = 1 THEN [r1] <- [r2] + [r3]

specifies that the addition is performed only if the Z-bit is set because a previous result was zero.

FIGURE 3.26 Encoding the ARM's data processing instructions




100

ARM's Flow Control Instructions (Conditional Execution)

- ☐ There is nothing to stop you combining conditional execution and shifting because the branch and shift fields of an instruction are independent.
- ☐ You can write

ADDCC r1, r2, r3, LSL r4 ; IF C=0 THEN [r1]<-[r2] + [r3] $\times 2^{[r4]}$

FIGURE 3.26 Encoding the ARM's data processing instructions



102

ARM's Flow Control Instructions (Conditional Execution)

- □ ARM's conditional execution mode makes it easy to implement conditional operations in a high-level language.
- □ Consider the following fragment of C code. if (P == Q) X = P - Y;
- ☐ If we assume that r1 contains P,
 r2 contains Q,
 r3 contains X, and
 r4 contains Y, then we can write

```
CMP r1,r2 ; compare P == Q
SUBEQ r3,r1,r4 ; if (P == Q) then r3 = r1 - r4
```

- □ Notice how simple this operation is implemented without using a branch instruction
 - o In this case the subtraction is squashed if the comparison is false

ARM's Flow Control Instructions (Conditional Execution)

□ Now consider a more complicated example of a C construct with a compound predicate:

```
if ((a == b) & (c == d)) e++;
```

☐ We can write

```
CMP r0,r1 ; compare a == b

CMPEQ r2,r3 ; if a == b then test c == d

ADDEQ \mathbf{r4},r4,#1 ; if a == b AND c == d THEN increment e
```

- ☐ The first line, CMP r0, r1, compares a and b.
- The next line, CMPEQ r2, r3, executes a conditional comparison only if the result of the first line was true (i.e., a == b). (*short circuit*)
- The third line, ADDEQ r4, r4, #1, is executed only if the previous line was true (i.e., c == d) to implement the e++.

ARM's Flow Control Instructions (Conditional Execution)

- ☐ You can also handle some testing with multiple conditions.
- ☐ Consider: if (a == b) e = e + 4;

We can use conditional execution to implement this as

```
CMP
                                r0,r1
                                                              ;compare a == b
if (a < b) e = e + 7;

if (a > b) e = e + 12;

ADDEQ r4, r4, #4 ; if a = b then e = e + 4
                       ADDLT \mathbf{r4}, \mathbf{r4}, \mathbf{r4}, \mathbf{r4}; if a < b then e = e + 7
                        ADDGT r4, r4, \#12; if a > b then e = e + 12
```

□ Without the conditional execution, we can implement it as follow:

```
CMP r0,r1
                            ;compare a == b
         BNE NotEqual
         ADD r4, r4, \#4 ; if a == b then e = e + 4
Equal
             AfterAll
NotEqual BLT LessThan
         ADD r4, r4, #12 ; if a > b then e = e + 12
             AfterAll
         В
LessThan ADD \mathbf{r4}, \mathbf{r4}, \#7 ; if a < b then e = e + 7
AfterAll ...
```

104

Instruction Encoding

ARM Instruction: ADD r0,r1,r2

Condition = 1110 (always - unconditional)

Op-Code = 0100 (i.e., ADD)

S = 0 (not ADDS)

TABLE 3.2

 $r_{destination} = 0000 \text{ (destination } operand)$ $r_{source1} = 0001 \text{ (first } operand)$

= 0 (second operand not a constant)

Operand 2


 $r_{source2} = 0010$ shift type = 00 (logical left) shift length = 00000

TABLE 3.2 ARM's Conditional Execution and Branch Control Mnemonics

according Mnemonic Branch on Flag Status Execute on condition


		Contract Con	
0000	EQ	Z set	Equal (i.e., zero)
0001	NE	Z clear	Not equal (i.e., not zero)
0010	CS	C set	Unsigned higher or same
0011	CC	C clear	Unsigned lower
0100	MI	N set	Negative
0101	PL	N clear	Positive or zero
0110	VS	V set	Overflow
0111	VC	V clear	No overflow
1000	HI	C set and Z clear	Unsigned higher
1001	LS	C clear or Z set	Unsigned lower or same
1010	GE	N set and V set, or N clear and V clear	Greater or equal
1011	LT	N set and V clear, or N clear and V set	Less than
1100	GT	Z clear, and either N set and V set, or N clear and V clear	Greater than
1101	LE	Z set, or N set and V clear, or N clear and V set	Less than or equal
1110	AL		Always (default)
1111	NV		Never (reserved)

0xE0810002



Instruction Decoding

Machine Language Instruction: 0x004A0182



© 2014 Cengage Learning Engineering. All Rights Reserved

