FIGURE 3.2 Partial structure of a hypothetical stored program machine Program Counter Memory address register The memory address Address register gets an address from the PC or the IR Main store Incrementer (memory) Address path The operands field of Data path Data the instruction provides between memory Data path any source and destination and registers operands required by the Data moves from memory instruction MBR to MBR in a read cycle and from MBR to memory in a Op-code Operands Memory buffer register write cycle. Register File CU Path taken by the Register r0 instruction when it is fetched from memory Register r1 Path for data flowing between memory Register r7 (via the MBR), the registers, and the ALU Arithmetic and logic unit f(P,Q) Q_{MBR} ALU Q_{literal} Condition code ZN C V


Structure of a Computer

- ☐ We are going to use the ARM processor to introduce assembly language and a modern ISA.
- ☐ However, we begin with the description of a very simple
 hypothetical computer to keep things simple.

FIGURE 3.2 Partial structure of a hypothetical stored program machine PC Program Counter Memory address register The memory address Address register gets an address from the PC or the IR Main store Incrementer (memory) Address path The operands field of Data path Data the instruction provides between memory Data path any source and destination and registers operands required by the Data moves from memory instruction MBR to MBR in a read cycle and from MBR to memory in a Op-code Operands Memory buffer register write cycle. Register File CU Path taken by the Register r0 instruction when it is fetched from memory Register r1 Path for data flowing between memory Register r7 (via the MBR), the registers, and the ALU Arithmetic and logic unit f(P,Q) Q_{MBR} ALU Q_{literal} Condition code ZINI C V


Structure of a Computer

- □ In the *fetch phase*, the program counter supplies the address of the next instruction to be executed to the MAR to read this instruction <u>and</u> the PC is incremented by the size of an instruction.
- □ The instruction is read and loaded into the memory buffer register, MBR, <u>and</u> then copied to the instruction register, IR where the op-code is decoded.




□ In the *execute phase*, the operands may be read from the *register file*, transferred to the ALU (*arithmetic and logic unit*) where they are operated on and then the result passed to the *destination register*.

This is what we called, register-to-register operation




☐ If the operation requires a memory access (e.g., a load or store), the memory address in the instruction register is sent to the MAR and a read or write operation performed.




☐ But, how can we combine two input data lines together?

FIGURE 3.2 Partial structure of a hypothetical stored program machine



Structure of a Computer


☐ But, how can we combine two input data lines together?




☐ Fetch/execute cycle in RTL

```
 FETCH [MAR] ← [PC] ;copy PC to MAR
     [PC] ← [PC] + 4 ;increment PC
     [MBR] ← [[MAR]] ;read instruction pointed at by MAR
     [IR] ← [MBR] ;copy instruction in MBR to IR
 LDR [MAR] ← [IR(address)] ;copy operand address from IR to MAR
     [MBR] ← [[MAR]] ;read operand value from memory
     [r1] ← [MBR] ;add the operand to register r1
```

Fetching and Executing an Instruction



Fetching and Executing an Instruction



Fetching and Executing an Instruction




FIGURE 3.4 Information paths for literal operands PC MAR Program Counter Memory address register The memory address Address register gets an address from the PC or the IR. Main store Incrementer (memory) The operand field of Data the instruction can be either an address or a literal constant. MBR Literal data path Operands Op-code Memory buffer register Who will Register File CU decide which route Register r0 Control unit to use? Register r1 The control unit determines whether the operand in the instruction is an Register r7 address or literal data. Arithmetic and logic unit Path for literal data between f(P,Q)the address Q_{MBP} ALU field of the IR and the ALU and register file Q_{literal} The Q operand may come Condition code from one of two sources, MBR or literal.

Dealing with Constants

- □ Suppose we want to load the *number 1234* itself (a.k.a. literal operand) into register r1.
- ADD r0,r1,#25 adds the value 25 to the content of r1 and puts the sum in r0 A path from the instruction register, IR, routes a literal operand to either the register file, MBR, and ALU
- When ADD r0,r1,#25 is executed, the operand to be added to r1, #25, is routed from the operand field of the IR, rather than from the memory system via the MBR.

© 2014 Cengage Learning Engineering. All Rights Reserved