
EECS 112L Lab3 Report

Yifan Xu 22605382

March 24, 2018

1 Block Diagram

1.1 Block Diagram



2 Detailed Explanation

2.1 Initialization

To realize Pipeline idea, we introduce four buffer register between each stage.

Register A Register between IF and ID stage

 ${\bf Register~B} \quad {\bf Register~between~ID~and~EX~stage}$

Register C Register between EX and MEM stage

Register D Register between MEM and WB stage

All four Buffer Registers will be updated at positive edge of clock signal. Also, at the very beginning, which refers to the positive edge of reset signal, major elements in all 4 registers will be set to 0 as initialization.

2.2 Instruction Fetch Stage

2.2.1 Instruction Memory

In this stage, Instruction Memory will fetch specific instruction code according to the value generated by PC. Then, at the positive edge of the following clock cycle, this instruction will be written to the Register A so that new instruction code could be fetched.

2.2.2 Next-PC-Select Mux

A 2-to-1 mux controls the value that should be used for fetching instruction in the next clock cycle. The first option is current PC+4. the second option is the generated PC value from Branch Unit. Only when branch is taken will this option be selected. The mux control also comes from Branch Unit. (See 2.4.1 for more information)

2.3 Instruction Decode Stage

In this stage, instruction code acquired from Register A will be divided into different chunks and used by Controller, Imm-Generator and Reg-File. The logic is the same as what we did in single cycle project. However, instead of connecting those controls and read data directly to different operation units, we storing them in Register B for further usage.

2.4 Execution Stage

In this stage, we use the data and control signals in Register B to drive Branch Unit and ALU. Note, dislike what we set in Lab2, the ALUOp signal in Pipeline processor comes from Register B. Therefore, ports definition of ALU Controller in RISC-V.sv is changed.

2.4.1 Branch Unit

The new designed Branch Unit is charged of calculation next PC value if branch instruction was fetched in IF stage. If JALR or JAL or BRANCH instruction is taken, output PcSel will be set to 1.

As to new PC value (output BrPc), it will be set to PC+Imm if BRANCH/JAL is taken or AluResult if JALR is taken. Both BrPC and PcSel will be directly connected to PcSel mux. That means, whenever Branch Unit finish its job, the PC Select mux gets all what it needs. However, the processor still need to wait until the next positive edge to do the actual select. Therefore, according to my design, each taken branch instruction will need to flush 2 pre-processed instructions ahead in IF and ID stage at that moment. (See 2.7 for more information about "flush")

2.4.2 ALU with Forwarding

Two forwarding select muxs are added to ALU SrcA and SrcB. If no hazard, mux will select <u>RD1</u> and <u>RD2</u> from Register B. If EX hazard happens, mux will select <u>AluResult</u> for either SrcA or SrcB. If MEM hazard happens, mux will select <u>WB-Data</u> for either SrcA or SrcB.

2.5 Memory Operation Stage

The logic in this stage is the same as the single cycle processor. However, the control signals and data comes from Register C instead.

2.6 Data Write Back Stage

In this section, a 4 to 1 mux will select the right signal that should be write back to register file, if write back is required. Note, if a flushed instruction enter this stage, the signal <u>WB-Data</u> may still have trash value, but means nothing, and will not affect RegFile.

2.7 Hazard Detection Unit

A Hazard Detection Unit is added to pipeline datapath. If data dependency hazard is detected, a stall signal will be generated to PC, Register A and Register B. PC check stall signal every clock positive edge. Whenever this signal has value 1, PC output will be set to 9'b0 instead of next PC value to simulate a NOP instruction. Register A and B check stall signal every clock positive edge. Whenever this signal has value 1, Register will empty all data stored inside to avoid trash data entering next stage, which also functions like a NOP instruction.

2.8 Register Flush Signal

The Flush Signal functions in the same way as Stall signal in PC, Register A and Register B, but generated by Branch Unit. The purpose of having this signal is to flush wrong instructions, which was fetched and executed before any taken BRANCH instruction.

3 Waveform

cV/dp/reset																
V/dp/clk																
V/dp/Instr	32'h00000013				32'h00	800093			32'h00	400113			32'h00	20e1b3		
V/dp/alu module/ALUResult	32'h00000000												32'h00	000008		
V/WB Data		32'd0														
V/dp/rf/rg_wrt_dest		5'h00														
V/dp/reset										'		ľ	i	ľ		
V/dp/clk																
//dp/Instr	32'h00016233		32'h00	220333			32'h00	200213			32'hffe	00293			32'h00	409933
//dp/alu module/ALUResult	32'h00000004		32'h0000000c			32'h00000004				32'h00000008				32'h00000002		
//WB Data	32'd0		32'd8	,,,,,,,,,,			32'd4				32'd12				32'd4	700002
V/dp/rf/rg_wrt_dest	5'h00		5'h01				5'h02				5'h03				5'h04	
V/dp/reset	3.100		31101				3 1102				31103				3.1.04	
V/dp/reset V/dp/clk																
v/ap/cik V/dp/Instr	32'h0042d9b3		32'h40	12da33			32'h00	2022h3			32'h00	112b33			32'h00'	2bbb3
V/dp/alu module/ALUResult	32'hffffffe		32'h000				32 hou.				32'hffff					000000
//wb Data	32'd8		32'd2	.00020			-32'd2				32'd32					73741823
V/dp/rf/rg wrt dest	5'h06		5'h04				5'h05				5'h12				5'h13	3741023
	31100		131104				31103				31112			1	31113	
V/dp/reset																
//dp/clk	301-00 F01-33		321h000	2002			2015016	0-413			221-66-	20202			201-ff-	h 40.2
//dp/Instr	32'h0050bc33		32'h008				32'h010				32'hffc				32'hffe	
//dp/alu_module/ALUResult	32'h00000001		32'h000	00000			32'h000	00001				000000			32'h00	000001
//WB_Data	-32'd1		32'd0	=			32'd1	\longrightarrow			32'd0				32'd1	
//dp/rf/rg_wrt_dest	5'h14		5'h15				5'h16	-			5'h17				5'h18	
//dp/reset																
//dp/clk																
//dp/Instr	32'hffe2be13		32'h001	.29e93			32'h00	.2df13			32'h40	12df93			32'h00	0c313
/dp/alu_module/ALUResult	32'hfffffffc		32'h000	00001							32'hffff	ff8			32'h7ff	fffe
V/WB_Data	32'd0		32'd1				-32'd4				32'd1					
//dp/rf/rg_wrt_dest	5'h19		5'h1a				5'h05				5'h1b				5'h1c	
//dp/reset																
/dp/clk																
//dp/Instr	32'h0020e393		32'h00a	0f413			32'h00	20c4b3								
//dp/alu_module/ALUResult	32'hffffffe		32'h000	00002			32'h00	0000a			32'h00	000008			32'h00	0000c
//WB_Data	-32'd8		32'd214	748364	16	i	-32'd2				32'd2				32'd10	
//dp/rf/rg_wrt_dest	5'h1d		5'h1e			i	5'h1f				5'h06				5'h07	
//dp/reset																
/dp/clk																
//dp/Instr																
/dp/alu module/ALUResult	32'h00000000															
V/WB Data	32'd8		32'd12													
V/dp/rf/rg wrt dest	5'h08		5'h09			==										

4 Synthesis Report

4.1 Critical Path

Critical Path Length 3.07

Critical Path Slack 0.92 Timing Path Group 'clk'

Levels of Logic: 44.00

Critical Path Length: 3.07 Critical Path Slack: 0.92 Critical Path Clk Period: 4.00 Total Negative Slack: 0.00 No. of Violating Paths: 0.00 Worst Hold Violation: 0.00 Total Hold Violation: 0.00 No. of Hold Violations: 0.00

4.2 Area

Area

Combinational Area: 9063.029220 Noncombinational Area: 8059.160647

Buf/Inv Area: 663.315843 Total Buffer Area: 291.25 Total Inverter Area: 372.07 Macro/Black Box Area: 0.000000

Net Area: 6016.975920

Cell Area: 17122.189867 Design Area: 23139.165787

4.3 Power

		%
riscv	72.703 2.00e+03 1.37e+10 1.58e+04	100.0
dp (Datapath)	72.161 2.00e+03 1.37e+10 1.57e+04	99.9
rf (RegFile)	35.766 1.66e+03 1.01e+10 1.18e+04	74.9
instr_mem (instructionmemory)	2.684 5.063 1.12e+08 119.469	0.8

4.4 Comparison

For Single Cycle: Critical Path Length 5.31

Critical Path Slack -3.34

Pipeline Design has shorter critical path and more efficient performance.