
EECS 112L Lab3 Report

Yifan Xu

March 24, 2018

1 Block Diagram

1.1 Block Diagram



2 Detailed Explanation

2.1 Initialization

To realize Pipeline idea, we introduce four buffer register between each stage.

Register A Register between IF and ID stage

Register B Register between ID and EX stage

Register C Register between EX and MEM stage

Register D Register between MEM and WB stage

All four Buffer Registers will be updated at positive edge of clock signal. Also, at the very beginning, which refers to the positive edge of reset signal, major elements in all 4 registers will be set to 0 as initialization.

2.2 Instruction Fetch Stage

2.2.1 Instruction Memory

In this stage, Instruction Memory will fetch specific instruction code according to the value generated by PC. Then, at the positive edge of the following clock cycle, this instruction will be written to the Register A so that new instruction code could be fetched.

2.2.2 Next-PC-Select Mux

A 2-to-1 mux controls the value that should be used for fetching instruction in the next clock cycle. The first option is current PC+4. the second option is the generated PC value from Branch Unit. Only when branch is taken will this option be selected. The mux control also comes from Branch Unit. (See 2.4.1 for more information)

2.3 Instruction Decode Stage

In this stage, instruction code acquired from Register A will be divided into different chunks and used by Controller, Imm-Generator and Reg-File. The logic is the same as what we did in single cycle project. However, instead of connecting those controls and read data directly to different operation units, we storing them in Register B for further usage.

2.4 Execution Stage

In this stage, we use the data and control signals in Register B to drive Branch Unit and ALU. Note, dislike what we set in Lab2, the ALUOp signal in Pipeline processor comes from Register B. Therefore, ports definition of ALU Controller in RISC-V.sv is changed.

2.4.1 Branch Unit

The new designed Branch Unit is charged of calculation next PC value if branch instruction was fetched in IF stage. If JALR or JAL or BRANCH instruction is taken, output PcSel will be set to 1.

As to new PC value (output BrPc), it will be set to PC+Imm if BRANCH/JAL is taken or AluResult if JALR is taken. Both BrPC and PcSel will be directly connected to PcSel mux. That means, whenever Branch Unit finish its job, the PC Select mux gets all what it needs. However, the processor still need to wait until the next positive edge to do the actual select. Therefore, according to my design, each taken branch instruction will need to flush 2 pre-processed instructions ahead in IF and ID stage at that moment. (See 2.7 for more information about "flush")

2.4.2 ALU with Forwarding

Two forwarding select muxs are added to ALU SrcA and SrcB. If no hazard, mux will select <u>RD1</u> and <u>RD2</u> from Register B. If EX hazard happens, mux will select <u>AluResult</u> for either SrcA or SrcB. If MEM hazard happens, mux will select <u>WB-Data</u> for either SrcA or SrcB.

2.5 Memory Operation Stage

The logic in this stage is the same as the single cycle processor. However, the control signals and data comes from Register C instead.

2.6 Data Write Back Stage

In this section, a 4 to 1 mux will select the right signal that should be write back to register file, if write back is required. Note, if a flushed instruction enter this stage, the signal <u>WB-Data</u> may still have trash value, but means nothing, and will not affect RegFile.

2.7 Hazard Detection Unit

A Hazard Detection Unit is added to pipeline datapath. If data dependency hazard is detected, a stall signal will be generated and sent to PC, Register A and Register B.

PC check stall signal every clock positive edge. Whenever this signal has value 1, PC output will not be changed.

Register A check stall signal every clock positive edge. Whenever this signal has value 1, Register A will not update at this time but keep the current data. That functions like a stall of current instruction on ID stage, which means one cycle stall.

Register B check stall signal every clock positive edge. Whenever this signal has value 1, Register will empty all data stored inside to avoid current instruction entering next stage, which functions like a NOP instruction.


2.8 Register Flush Signal

The Flush Signal functions in the similar way as Stall signal in PC, Register A and Register B, but generated by Branch Unit. The purpose of having this signal is to flush wrong instructions, which was fetched and executed before any taken BRANCH instruction.

PC check stall signal every clock positive edge. Whenever this signal has value 1, PC output will not be changed.

Register A and B check stall signal every clock positive edge. Whenever this signal has value 1, Register will empty all data stored inside to avoid trash data entering next stage, which also functions like a NOP instruction.

3 Waveform



4 Synthesis Report

4.1 Critical Path

Critical Path Length 4.05

Critical Path Slack -0.07

Timing Path Group 'clk'

Levels of Logic: 18.00 Critical Path Length: 4.05 Critical Path Slack: -0.07 Critical Path Clk Period: 4.00 Total Negative Slack: -1.05 No. of Violating Paths: 41.00 Worst Hold Violation: 0.00 Total Hold Violation: 0.00 No. of Hold Violations: 0.00

4.2 Area

Area

Combinational Area: 92153.885706

Noncombinational Area:

117075.503741

Buf/Inv Area: 5505.521512 Total Buffer Area: 1947.51 Total Inverter Area: 3558.02 Macro/Black Box Area: 0.000000

Net Area: 155358.965418

Cell Area: 209229.389447 Design Area: 364588.354865

4.3 Comparison

For Single Cycle: Critical Path Length 5.31 Critical Path Slack -3.34

Pipeline Design has shorter critical path and more efficient performance.