
3 BA ALU



```
-- VHDL 8 bit processor project
2
    -- Three Bit ALU
3
    -- James Hicks Oct 8 2023
4
5
    library ieee;
    use ieee.std logic 1164.all;
7
    use ieee.numeric std.all;
8
9
    entity three bit ALU is
10
     e e e port (
11
                num1, num2 ·····: in std logic vector (2 downto 0);
12
                s u · · · · · · : in std logic;
                        ***** in std logic;
13
                add
            subtract : in std logic;
14
15
             multiply : in std logic;
16
               result ---- : out std logic vector (5 downto 0)
17
        . . . . . . . ) ;
18
    end three bit ALU;
19
20
    architecture my arch of three bit ALU is
21
22
     signal control: std logic vector (3 downto 0);
23
24
    begin
25
     control <= s u & add & subtract & multiply;</pre>
26
       with control select result <=</pre>
     std logic vector(unsigned("000" & num1) + unsigned(num2)) when "0100",
27
28
        std logic vector (unsigned ("000" & num1) + unsigned (num2)) when "0101",
29
       std logic vector (unsigned("000" & num1) + unsigned(num2)) when "0110",
30
        std logic vector (unsigned ("000" & num1) + unsigned (num2)) when "0111",
        std logic vector (unsigned ("000" & num1) - unsigned (num2)) when "0010",
31
32
       std logic vector (unsigned ("000" & num1) - unsigned (num2)) when "0011",
33
       std logic vector(unsigned(num1) * unsigned(num2)) when "0001",
34
     std logic vector(signed(num1(2) & num1(2) & num1(2) & num1) + signed(num2)) when
            "1100",
35
     ·····std_logic_vector(signed(num1(2) & num1(2) & num1(2) & num1) + signed(num2)) when
            "1101",
36
     ·····std logic vector(signed(num1(2) & num1(2) & num1(2) & num1) + signed(num2)) when
            "1110",
37
      std logic vector(signed(num1(2) & num1(2) & num1(2) & num1) + signed(num2)) when
38
       std logic vector(signed(num1(2) & num1(2) & num1(2) & num1) - signed(num2)) when
39
        std logic vector(signed(num1(2) & num1(2) & num1(2) & num1) - signed(num2)) when
40
          std logic vector(signed(num1) * signed(num2)) when "1001",
41
            "000000" when others;
42
    end my_arch;
```


```
1 -- VHDL 8 bit processor project
2 -- Three Bit ALU Test Bench
   -- James Hicks Oct 9 2023
5
   library ieee;
   use ieee.std logic 1164.all;
7
   use ieee.numeric std.all;
8
9
    entity three bit ALU tb is
10
   end three_bit_ALU_tb;
11
12
    architecture tb arch of three bit ALU tb is
13
14
    signal num1, num2 : std logic vector(2 downto 0);
15
   signal control : std logic vector(3 downto 0);
16
   signal result ---: std logic vector (5 downto 0);
17
18
   begin
19
20
    DUT : entity work.three_bit_ALU(my_arch)
21
   eeeeeeport map (
   num1 => num1,
num2 => num2,
22
23
       u = control(3),
24
       25
       subtract => control(1),
26
   multiply => control(0),
result => result
27
28
   29
30
31 process begin
32 for I in 0 to 15 loop
33
       num1 <= "101"; -- <- modify this for testing
      num2 <= "110"; -- <- modify this for testing
34
35
   control <= std logic vector(to unsigned(I,4));</pre>
36 was wait for 1 ns;
37 *** end loop;
38
39 ---- assert false report "end of test";
40 wait;
41
42
   end process;
43
44
    end tb arch;
```


ime


7 and 7 unsigned

result is unsigned decimal


ontrol <= s_u & add & subtract & multiply







View Help From: 0 sec To: 16 ns Marker: 0 sec | Cursor: 75 ps gnals-Waves ime 5 and 6 unsigned ontrol <= s_u & add & subtract & multiply Result is signed decimal control[3:0] =0000 0001 0010 0011 0100 0101 0110 num1[2:0] =5 num2[2:0] =6 result[5:0] =0 30 -1 11 **F** 4



```
## This file is a general .xdc for the Nexys A7-100T
     ## To use it in a project:
     ## - uncomment the lines corresponding to used pins
 4
     ## - rename the used ports (in each line, after get ports) according to the top level
     signal names in the project
 5
 6
     ## Clock signal
 7
     #set property -dict { PACKAGE PIN E3 -- IOSTANDARD LVCMOS33 } [get ports { CLK100MHZ }];
     #IO_L12P_T1_MRCC 35 Sch=clk100mhz
 8
     #create clock -add -name sys clk pin -period 10.00 -waveform {0.5} [get ports
     {CLK100MHZ}];
 9
10
11
     ##Switches
12
     set property -dict { PACKAGE PIN J15 - IOSTANDARD LVCMOS33 } [get ports { num2[0] }];
     #IO L24N T3 RS0 15 Sch=sw[0]
13
     set property -dict { PACKAGE PIN L16
                                            IOSTANDARD LVCMOS33 } [get ports { num2[1] }];
     #IO L3N TO DQS EMCCLK 14 Sch=sw[1]
14
     set property -dict { PACKAGE PIN M13
                                            IOSTANDARD LVCMOS33 } [get ports { num2[2] }];
     #IO L6N T0 D08 VREF 14 Sch=sw[2]
     set property -dict { PACKAGE PIN R15
15
                                            IOSTANDARD LVCMOS33 } [get ports { num1[0] }];
     #IO L13N T2 MRCC 14 Sch=sw[3]
     set property -dict { PACKAGE PIN R17
                                            IOSTANDARD LVCMOS33 } [get ports { num1[1] }];
16
     #IO L12N T1 MRCC 14 Sch=sw[4]
     set_property -dict { PACKAGE PIN T18
17
                                            IOSTANDARD LVCMOS33 } [get ports { num1[2] }];
     #IO L7N T1 D10 14 Sch=sw[5]
18
     #set property -dict { PACKAGE PIN U18 - IOSTANDARD LVCMOS33 } [get ports { SW[6] }];
     #IO L17N T2 A13 D29 14 Sch=sw[6]
19
     #set property -dict { PACKAGE PIN R13 - IOSTANDARD LVCMOS33 } [get ports { SW[7] }];
     #IO \overline{L}5N TO DO7 14 Sch=sw[7]
     #set property -dict { PACKAGE PIN T8
20
                                            IOSTANDARD LVCMOS18 } [get ports { SW[8] }];
     #IO L24N T3 34 Sch=sw[8]
21
     #set_property -dict { PACKAGE_PIN U8
                                             IOSTANDARD LVCMOS18 } [get ports { SW[9] }];
     #IO 25 34 Sch=sw[9]
22
     #set property -dict { PACKAGE PIN R16
                                              IOSTANDARD LVCMOS33 } [get ports { SW[10] }];
     #IO_L15P_T2_DQS RDWR B 14 Sch=sw[10]
23
     #set_property -dict { PACKAGE PIN T13
                                              IOSTANDARD LVCMOS33 } [get ports { SW[11] }];
     #IO L23P T3 A03 D19 14 Sch=sw[11]
24
     set property -dict { PACKAGE PIN H6
                                             IOSTANDARD LVCMOS33 } [get ports { s u }];
     #IO L24P T3 35 Sch=sw[12]
     set property -dict { PACKAGE PIN U12
25
                                             IOSTANDARD LVCMOS33 } [get ports { multiply }];
     #IO L20P T3 A08 D24 14 Sch=sw[13]
     set property -dict { PACKAGE PIN U11
26
                                            IOSTANDARD LVCMOS33 } [get ports { subtract }];
     #IO L19N T3 A09 D25 VREF 14 Sch=sw[14]
27
     set property -dict { PACKAGE PIN V10
                                            IOSTANDARD LVCMOS33 } [get ports { add }];
     #IO_L21P_T3_DQS_14 Sch=sw[15]
28
29
     ## LEDs
30
     set property -dict { PACKAGE PIN H17
                                            IOSTANDARD LVCMOS33 } [get ports { result[0] }];
     #IO L18P T2 A24 15 Sch=led[0]
31
     set property -dict { PACKAGE PIN K15
                                            IOSTANDARD LVCMOS33 } [get ports { result[1] }];
     #IO L24P T3 RS1 15 Sch=led[1]
     set property -dict { PACKAGE PIN J13
32
                                            IOSTANDARD LVCMOS33 } [get ports { result[2] }];
     #IO L17N T2 A25 15 Sch=led[2]
     set property -dict { PACKAGE PIN N14
3.3
                                             IOSTANDARD LVCMOS33 | [get ports { result[3] | }];
     #IO L8P T1 D11 14 Sch=led[3]
34
     set property -dict { PACKAGE PIN R18
                                             IOSTANDARD LVCMOS33 } [get ports { result[4] }];
     #IO L7P T1 D09 14 Sch=led[4]
35
     set_property -dict { PACKAGE_PIN V17
                                            IOSTANDARD LVCMOS33 | [get ports { result[5] | }];
     #IO L18N T2 A11 D27 14 Sch=led[5]
     #set_property -dict { PACKAGE PIN U17
36
                                            IOSTANDARD LVCMOS33 } [get ports { LED[6] }];
     #IO L17P T2 A14 D30 14 Sch=led[6]
37
     #set property -dict { PACKAGE PIN U16
                                            IOSTANDARD LVCMOS33 } [get ports { LED[7] }];
     #IO L18P T2 A12 D28 14 Sch=led[7]
38
     #set property -dict { PACKAGE PIN V16
                                            IOSTANDARD LVCMOS33 } [get ports { LED[8] }];
     #IO \overline{L}16N T2 A15 D31 14 Sch=led[8]
39
     #set property -dict { PACKAGE PIN T15
                                             IOSTANDARD LVCMOS33 } [get ports { LED[9] }];
     #IO \overline{L}14N T2 SRCC 14 Sch=led[9]
     #set property -dict { PACKAGE PIN U14
40
                                             IOSTANDARD LVCMOS33 } [get ports { LED[10] }];
     #IO_L22P_T3_A05_D21_14 Sch=led[10]
41
     #set property -dict { PACKAGE PIN T16
                                            IOSTANDARD LVCMOS33 } [get ports { LED[11] }];
     #IO_L15N_T2_DQS_DOUT_CSO_B_14 Sch=led[11]
```

```
IOSTANDARD LVCMOS33 | [get_ports { LED[12] | }];
42
     #set property -dict { PACKAGE PIN V15
     #IO \overline{L}16P T2 CSI B 14 Sch=led[\overline{1}2]
     #set property -dict { PACKAGE PIN V14
43
                                               IOSTANDARD LVCMOS33 } [get ports { LED[13] }];
     #IO \overline{L}22N T3 A04 D20 14 Sch=led[13]
     #set property -dict { PACKAGE PIN V12
44
                                               IOSTANDARD LVCMOS33 | [get ports { LED[14] | }];
     #IO \overline{L}20N T3 A07 D23 14 Sch=led[14]
45
     #set property -dict { PACKAGE PIN V11
                                               IOSTANDARD LVCMOS33 } [get ports { LED[15] }];
     #IO L21N T3 DQS A06 D22 14 Sch=led[15]
46
47
     ## RGB LEDs
48
     #set property -dict { PACKAGE PIN R12
                                               IOSTANDARD LVCMOS33 } [get ports { LED16 B }];
     #IO L5P T0 D06 14 Sch=led16 b
49
     #set property -dict { PACKAGE PIN M16
                                               IOSTANDARD LVCMOS33 } [get ports { LED16 G }];
     #IO L10P T1 D14 14 Sch=led16 q
     #set property -dict { PACKAGE PIN N15
50
                                               IOSTANDARD LVCMOS33 } [get ports { LED16 R }];
     #IO L11P T1 SRCC 14 Sch=led16 r
     #set property -dict { PACKAGE PIN G14
51
                                               IOSTANDARD LVCMOS33 } [get ports { LED17 B }];
     #IO L15N T2 DQS ADV B 15 Sch=led17 b
52
     #set property -dict { PACKAGE PIN R11
                                               IOSTANDARD LVCMOS33 } [get ports { LED17 G }];
     \#IO \ 0 \ 14 \ Sch=led17_g
53
     #set property -dict { PACKAGE PIN N16
                                               IOSTANDARD LVCMOS33 } [get ports { LED17 R }];
     #IO L11N T1 SRCC 14 Sch=led17 r
54
55
     ##7 segment display
56
     #set property -dict { PACKAGE PIN T10
                                               IOSTANDARD LVCMOS33 } [get ports { CA }];
     #IO L24N T3 A00 D16 14 Sch=ca
57
     #set property -dict { PACKAGE PIN R10
                                               IOSTANDARD LVCMOS33 } [get ports { CB }];
     \#IO \overline{25} 14 Sch=cb
58
     #set property -dict { PACKAGE PIN K16
                                               IOSTANDARD LVCMOS33 } [get ports { CC }];
     \#IO \overline{25} 15 Sch=cc
59
     #set property -dict { PACKAGE PIN K13
                                               IOSTANDARD LVCMOS33 } [get ports { CD }];
     \#IO\ \overline{L}17P\ T2\ A26\ 15\ Sch=cd
60
     #set property -dict { PACKAGE PIN P15
                                               IOSTANDARD LVCMOS33 } [get ports { CE }];
     #IO L13P T2 MRCC 14 Sch=ce
61
     #set property -dict { PACKAGE PIN T11
                                               IOSTANDARD LVCMOS33 } [get ports { CF }];
     #IO L19P T3 A10 D26 14 Sch=cf
62
     #set property -dict { PACKAGE PIN L18
                                               IOSTANDARD LVCMOS33 } [get ports { CG }];
     #IO L4P T0 D04 14 Sch=cg
63
     #set property -dict { PACKAGE PIN H15
                                               IOSTANDARD LVCMOS33 } [get ports { DP }];
     #IO L19N T3 A21 VREF 15 Sch=dp
     #set property -dict { PACKAGE PIN J17
64
                                               IOSTANDARD LVCMOS33 } [get ports { AN[0] }];
     #IO \overline{L}23P T3 FOE B 15 Sch=an[0]
     #set property -dict { PACKAGE PIN J18
6.5
                                               IOSTANDARD LVCMOS33 } [get ports { AN[1] }];
     #IO \overline{L}23N T3 FWE B 15 Sch=an[1]
66
     #set property -dict { PACKAGE PIN T9
                                               IOSTANDARD LVCMOS33 } [get ports { AN[2] }];
     #IO L24P T3 A01 D17 14 Sch=an[2]
67
     #set property -dict { PACKAGE PIN J14
                                               IOSTANDARD LVCMOS33 } [get ports { AN[3] }];
     #IO L19P T3 A22 15 Sch=an[3]
     #set property -dict { PACKAGE PIN P14
68
                                               IOSTANDARD LVCMOS33 } [get ports { AN[4] }];
     #IO L8N T1 D12 14 Sch=an[4]
69
     #set property -dict { PACKAGE PIN T14
                                               IOSTANDARD LVCMOS33 } [get ports { AN[5] }];
     \#IO\ \overline{L}14P\ T2\ SRCC\ 14\ Sch=an[5]
70
     #set property -dict { PACKAGE PIN K2
                                               IOSTANDARD LVCMOS33 } [get ports { AN[6] }];
     #IO \overline{L}23P T3 35 Sch=an[6]
71
     #set property -dict { PACKAGE PIN U13
                                               IOSTANDARD LVCMOS33 } [get ports { AN[7] }];
     #IO L23N T3 A02 D18 14 Sch=an[7]
72
73
     ##Buttons
     #set property -dict { PACKAGE PIN C12
74
                                               IOSTANDARD LVCMOS33 } [get ports { CPU RESETN
     }]; #IO L3P T0 DQS AD1P 15 Sch=cpu resetn
75
     #set property -dict { PACKAGE PIN N17 - IOSTANDARD LVCMOS33 } [get ports { BTNC }];
     #IO L9P T1 DQS 14 Sch=btnc
76
     #set property -dict { PACKAGE PIN M18 - IOSTANDARD LVCMOS33 } [get ports { BTNU }];
     #IO L4N T0 D05 14 Sch=btnu
77
     #set property -dict { PACKAGE PIN P17 - IOSTANDARD LVCMOS33 } [get ports { BTNL }];
     #IO \overline{L}12P T1 MRCC 14 Sch=btnl
78
     #set property -dict { PACKAGE PIN M17 - IOSTANDARD LVCMOS33 } [get ports { BTNR }];
     #IO \overline{L}10N T1 D15 14 Sch=btnr
79
     #set property -dict { PACKAGE PIN P18 - IOSTANDARD LVCMOS33 } [get ports { BTND }];
     #IO L9N T1 DQS D13 14 Sch=btnd
80
```

81

```
82
      ##Pmod Headers
 83
      ##Pmod Header JA
 84
      #set property -dict { PACKAGE PIN C17 -- IOSTANDARD LVCMOS33 } [get ports { JA[1] }];
      #IO \overline{L}20N T3 A19 15 Sch=ja[1]
 85
      #set property -dict { PACKAGE PIN D18 - IOSTANDARD LVCMOS33 } [get ports { JA[2] }];
      #IO \overline{L}21N T3 DQS A18 15 Sch=ja\overline{[2]}
 86
      #set property -dict { PACKAGE PIN E18 - IOSTANDARD LVCMOS33 } [get ports { JA[3] }];
      #IO_L21P_T3_DQS_15 Sch=ja[3]
      #set property -dict { PACKAGE PIN G17 -- IOSTANDARD LVCMOS33 } [get ports { JA[4] }];
      #IO_L18N_T2_A23_15 Sch=ja[4]
      #set property -dict { PACKAGE PIN D17 -- IOSTANDARD LVCMOS33 } [get ports { JA[7] }];
 88
      #IO_L16N_T2_A27_15 Sch=ja[7]
 89
      #set property -dict { PACKAGE PIN E17 -- IOSTANDARD LVCMOS33 } [get ports { JA[8] }];
      #IO L16P T2 A28 15 Sch=ja[8]
      #set property -dict { PACKAGE PIN F18 - IOSTANDARD LVCMOS33 } [get ports { JA[9] }];
 90
      \#IO L22N T3 A16 15 Sch=ja[9]
      #set property -dict { PACKAGE PIN G18 - IOSTANDARD LVCMOS33 } [get ports { JA[10] }];
 91
      #IO \overline{L}22P T3 A17 15 Sch=ja[10]
 92
 93
      ##Pmod Header JB
 94
      #set property -dict { PACKAGE PIN D14 - IOSTANDARD LVCMOS33 } [get ports { JB[1] }];
      #IO L1P TO ADOP 15 Sch=jb[1]
 95
      #set property -dict { PACKAGE PIN F16 - IOSTANDARD LVCMOS33 } [get ports { JB[2] }];
      #IO L14N T2 SRCC 15 Sch=jb[2]
 96
      #set property -dict { PACKAGE PIN G16 - IOSTANDARD LVCMOS33 } [get ports { JB[3] }];
      \#IO L13N T2 MRCC 15 Sch=jb[3]
      #set property -dict { PACKAGE PIN H14
                                               IOSTANDARD LVCMOS33 } [get ports { JB[4] }];
      \#IO L15P T2 DQS 15 Sch=jb[4]
 98
      #set property -dict { PACKAGE PIN E16
                                                IOSTANDARD LVCMOS33 } [get ports { JB[7] }];
      \#IO \ \overline{L}11N \ T1 \ SRCC \ 15 \ Sch=jb[7]
 99
      #set property -dict { PACKAGE PIN F13
                                              IOSTANDARD LVCMOS33 } [get ports { JB[8] }];
      #IO L5P TO AD9P 15 Sch=jb[8]
      #set property -dict { PACKAGE PIN G13
100
                                              IOSTANDARD LVCMOS33 } [get ports { JB[9] }];
      #IO 0 15 Sch=jb[9]
101
      #set property -dict { PACKAGE PIN H16 - IOSTANDARD LVCMOS33 } [get ports { JB[10] }];
      #IO L13P T2 MRCC 15 Sch=jb[10]
102
103
      ##Pmod Header JC
104
      #set property -dict { PACKAGE PIN K1 -- IOSTANDARD LVCMOS33 } [get ports { JC[1] }];
      \#IO L23N T3 35 Sch=jc[1]
105
      #set property -dict { PACKAGE PIN F6 -- IOSTANDARD LVCMOS33 } [get ports { JC[2] }];
      \#IO\ L19N\ T3\ VREF\ 35\ Sch=jc[2]
106
      #set property -dict { PACKAGE PIN J2
                                                IOSTANDARD LVCMOS33 } [get ports { JC[3] }];
      #IO \overline{L}22N T3 35 Sch=jc[3]
107
      #set property -dict { PACKAGE PIN G6
                                                IOSTANDARD LVCMOS33 } [get ports { JC[4] }];
      #IO \overline{L}19P T3 35 Sch=jc[4]
108
      #set property -dict { PACKAGE PIN E7
                                                IOSTANDARD LVCMOS33 } [get ports { JC[7] }];
      #IO \overline{L}6P \overline{T}0 35 Sch=jc[7]
      #set_property -dict { PACKAGE PIN J3
109
                                                IOSTANDARD LVCMOS33 } [get ports { JC[8] }];
      #IO L22P T3 35 Sch=jc[8]
110
      #set property -dict { PACKAGE PIN J4
                                                IOSTANDARD LVCMOS33 } [get ports { JC[9] }];
      #IO \overline{L}21P T3 DQS 35 Sch=jc[9]
      #set property -dict { PACKAGE PIN E6
111
                                                IOSTANDARD LVCMOS33 } [get ports { JC[10] }];
      #IO L5P TO AD13P 35 Sch=jc[10]
112
113
      ##Pmod Header JD
114
      #set property -dict { PACKAGE PIN H4
                                             iOSTANDARD LVCMOS33 } [get ports { JD[1] }];
      #IO_L21N_T3_DQS_35 Sch=jd[1]
115
      #set property -dict { PACKAGE PIN H1
                                                IOSTANDARD LVCMOS33 } [get ports { JD[2] }];
      #IO \overline{L}17P T2 35 Sch=jd[2]
      #set property -dict { PACKAGE PIN G1
116
                                             iOSTANDARD LVCMOS33 } [get ports { JD[3] }];
      #IO L17N T2 35 Sch=jd[3]
117
      #set property -dict { PACKAGE PIN G3 -- IOSTANDARD LVCMOS33 } [get ports { JD[4] }];
      #IO L20N T3 35 Sch=jd[4]
      #set property -dict { PACKAGE PIN H2
118
                                                IOSTANDARD LVCMOS33 } [get ports { JD[7] }];
      \#IO L15P T2 DQS 35 Sch=jd[7]
119
      #set property -dict { PACKAGE PIN G4
                                                IOSTANDARD LVCMOS33 } [get ports { JD[8] }];
      \#IO L20P T3 35 Sch=jd[8]
120
      #set property -dict { PACKAGE PIN G2
                                                IOSTANDARD LVCMOS33 } [get ports { JD[9] }];
      #IO_L15N_T2_DQS_35 Sch=jd[9]
121
      #set_property -dict { PACKAGE_PIN F3 --- IOSTANDARD LVCMOS33 } [get_ports { JD[10] }];
      #IO L13N T2 MRCC 35 Sch=jd[10]
```

```
122
123
      ##Pmod Header JXADC
124
      #set property -dict { PACKAGE PIN A14 - IOSTANDARD LVCMOS33 } [get ports { XA N[1] }];
      #IO L9N T1 DQS AD3N 15 Sch=xa n[1]
125
      #set property -dict { PACKAGE PIN A13
                                                IOSTANDARD LVCMOS33 } [get ports { XA P[1] }];
      #IO \overline{L}9P T1 DQS AD3P 15 Sch=xa p[1]
126
      #set property -dict { PACKAGE PIN A16
                                                IOSTANDARD LVCMOS33 } [get ports { XA N[2] }];
      #IO L8N T1 AD10N 15 Sch=xa n[2]
127
      #set property -dict { PACKAGE PIN A15
                                                IOSTANDARD LVCMOS33 } [get ports { XA P[2] }];
      #IO \overline{L}8P T1 AD10P 15 Sch=xa_p[2]
128
      #set property -dict { PACKAGE PIN B17
                                              --IOSTANDARD LVCMOS33 | [get ports { XA N[3] | }];
      #IO L7N T1 AD2N 15 Sch=xa n[3]
129
      #set property -dict { PACKAGE PIN B16 - IOSTANDARD LVCMOS33 } [get ports { XA P[3] }];
      #IO L7P T1 AD2P 15 Sch=xa p[3]
      #set property -dict { PACKAGE PIN A18 - IOSTANDARD LVCMOS33 } [get ports { XA N[4] }];
130
      #IO \overline{L}10N T1 AD11N 15 Sch=xa n[4]
131
      #set property -dict { PACKAGE PIN B18 - IOSTANDARD LVCMOS33 } [get ports { XA P[4] }];
      #IO \overline{L}10P T1 AD11P 15 Sch=xa \overline{p}[4]
132
133
      ##VGA Connector
134
      #set property -dict { PACKAGE PIN A3
                                                IOSTANDARD LVCMOS33 } [get ports { VGA R[0] }];
      #IO L8N T1 AD14N 35 Sch=vga r[0]
      #set_property -dict { PACKAGE PIN B4
135
                                                IOSTANDARD LVCMOS33 } [get ports { VGA R[1] }];
      #IO L7N T1 AD6N 35 Sch=vga r[1]
136
      #set property -dict { PACKAGE PIN C5
                                                IOSTANDARD LVCMOS33 } [get ports { VGA R[2] }];
      #IO L1N TO AD4N 35 Sch=vga r[2]
      #set property -dict { PACKAGE PIN A4
137
                                                IOSTANDARD LVCMOS33 } [get ports { VGA R[3] }];
      #IO \overline{L}8P T1 AD14P 35 Sch=vga r[3]
138
      #set property -dict { PACKAGE PIN C6
                                                IOSTANDARD LVCMOS33 } [get ports { VGA G[0] }];
      #IO \overline{L}1P TO AD4P 35 Sch=vga g[0]
139
      #set property -dict { PACKAGE PIN A5
                                                IOSTANDARD LVCMOS33 } [get ports { VGA G[1] | }];
      #IO L3N TO DQS AD5N 35 Sch=vga g[1]
140
      #set property -dict { PACKAGE PIN B6
                                                IOSTANDARD LVCMOS33 } [get ports { VGA G[2] }];
      #IO \overline{L}2N TO AD12N 35 Sch=vga g\overline{[2]}
141
      #set property -dict { PACKAGE PIN A6
                                                IOSTANDARD LVCMOS33 } [get ports { VGA G[3] }];
      #IO L3P TO DQS AD5P 35 Sch=vga g[3]
      #set_property -dict { PACKAGE PIN B7
142
                                                IOSTANDARD LVCMOS33 | [get ports { VGA B[0] | }];
      #IO L2P TO AD12P 35 Sch=vga b[0]
143
      #set property -dict { PACKAGE PIN C7
                                                IOSTANDARD LVCMOS33 } [get ports { VGA B[1] }];
      #IO L4N T0 35 Sch=vga b[1]
      #set property -dict { PACKAGE PIN D7
144
                                                IOSTANDARD LVCMOS33 } [get ports { VGA B[2] }];
      #IO \overline{L}6N TO \overline{VREF} 35 Sch=vga b[\overline{2}]
145
      #set property -dict { PACKAGE PIN D8
                                                IOSTANDARD LVCMOS33 } [get ports { VGA B[3] }];
      #IO \overline{L}4P TO 35 Sch=vga b[3]
146
      #set property -dict { PACKAGE PIN B11 - IOSTANDARD LVCMOS33 } [get ports { VGA HS }];
      #IO L4P TO 15 Sch=vga_hs
147
      #set property -dict { PACKAGE PIN B12 - IOSTANDARD LVCMOS33 } [get ports { VGA VS }];
      #IO_L3N_T0_DQS_AD1N_15 Sch=vga_vs
148
149
      ##Micro SD Connector
150
      #set property -dict { PACKAGE PIN E2 -- IOSTANDARD LVCMOS33 } [get ports { SD RESET }];
      #IO L14P T2 SRCC 35 Sch=sd reset
151
      #set property -dict { PACKAGE PIN A1
                                                IOSTANDARD LVCMOS33 } [get ports { SD CD }];
      #IO L9N T1 DQS AD7N 35 Sch=sd cd
152
      #set property -dict { PACKAGE PIN B1
                                                IOSTANDARD LVCMOS33 | [get ports { SD SCK }];
      #IO L9P T1 DQS AD7P 35 Sch=sd sck
153
      #set property -dict { PACKAGE PIN C1
                                                ·IOSTANDARD LVCMOS33 } ·[get ports ·{ ·SD CMD ·}];
      #IO L16N T2 35 Sch=sd cmd
154
      #set_property -dict { PACKAGE_PIN C2
                                                IOSTANDARD LVCMOS33 } [get ports { SD DAT[0] }];
      #IO L16P T2 35 Sch=sd dat[0]
155
      #set property -dict { PACKAGE PIN E1
                                                IOSTANDARD LVCMOS33 } [get ports { SD DAT[1] }];
      #IO L18N T2 35 Sch=sd dat[1]
156
      #set property -dict { PACKAGE PIN F1
                                                IOSTANDARD LVCMOS33 } [get ports { SD DAT[2] }];
      #IO L18P T2 35 Sch=sd_dat[2]
      #set property -dict { PACKAGE PIN D2 -- IOSTANDARD LVCMOS33 } [get ports { SD DAT[3] }];
157
      #IO \overline{L}14N T2 SRCC 35 Sch=sd dat[3]
158
159
      ##Accelerometer
      #set property -dict { PACKAGE PIN E15 - IOSTANDARD LVCMOS33 } [get ports { ACL MISO }];
160
      #IO_L11P_T1_SRCC 15 Sch=acl miso
161
      #set_property -dict { PACKAGE_PIN F14 - IOSTANDARD LVCMOS33 } [get_ports { ACL_MOSI }];
      #IO L5N TO AD9N 15 Sch=acl mosi
```

```
#set property -dict { PACKAGE PIN F15 - IOSTANDARD LVCMOS33 } [get ports { ACL SCLK }];
162
      #IO L14P T2 SRCC 15 Sch=acl sclk
      #set property -dict { PACKAGE PIN D15
163
                                              IOSTANDARD LVCMOS33 } [get ports { ACL CSN }];
      #IO \overline{L}12P T1 MRCC 15 Sch=acl csn
      #set property -dict { PACKAGE PIN B13
164
                                              IOSTANDARD LVCMOS33 | [get ports { ACL INT[1]
      }]; #IO L2P TO AD8P 15 Sch=acl int[1]
165
      #set property -dict { PACKAGE PIN C16
                                              IOSTANDARD LVCMOS33 } [get ports { ACL INT[2]
      }]; #IO_L20P_T3_A20_15 Sch=acl_int[2]
166
167
      ##Temperature Sensor
168
      #set property -dict { PACKAGE PIN C14
                                              IOSTANDARD LVCMOS33 | [get ports { TMP SCL }];
      #IO L1N TO ADON 15 Sch=tmp scl
169
      #set property -dict { PACKAGE PIN C15
                                              IOSTANDARD LVCMOS33 } [get ports { TMP SDA }];
      #IO L12N T1 MRCC 15 Sch=tmp sda
      #set property -dict { PACKAGE PIN D13
170
                                             IOSTANDARD LVCMOS33 } [get ports { TMP INT }];
      #IO L6N TO VREF 15 Sch=tmp int
171
      #set property -dict { PACKAGE PIN B14
                                             IOSTANDARD LVCMOS33 } [get ports { TMP CT }];
      #IO L2N TO AD8N 15 Sch=tmp ct
172
173
      ##Omnidirectional Microphone
174
      #set property -dict { PACKAGE PIN J5
                                              IOSTANDARD LVCMOS33 } [get ports { M CLK }];
      #IO 25 35 Sch=m clk
175
      #set_property -dict { PACKAGE PIN H5
                                              IOSTANDARD LVCMOS33 } [get ports { M DATA }];
      #IO L24N T3 35 Sch=m data
176
      #set property -dict { PACKAGE PIN F5
                                              IOSTANDARD LVCMOS33 } [get ports { M LRSEL }];
      #IO 0 35 Sch=m lrsel
177
178
      ##PWM Audio Amplifier
179
      #set property -dict { PACKAGE PIN A11 - IOSTANDARD LVCMOS33 } [get ports { AUD PWM }];
      #IO \overline{L}4N TO 15 Sch=aud pwm
180
      #set property -dict { PACKAGE PIN D12
                                             FOR IOSTANDARD LVCMOS33 | [get ports { AUD SD }];
      #IO L6P T0 15 Sch=aud sd
181
182
      ##USB-RS232 Interface
183
      #set property -dict { PACKAGE PIN C4
                                              IOSTANDARD LVCMOS33 } [get_ports { UART_TXD_IN
      }]; #IO L7P T1 AD6P 35 Sch=uart txd in
      #set_property -dict { PACKAGE PIN D4
184
                                              IOSTANDARD LVCMOS33 } [get ports { UART RXD OUT
      }]; #IO L11N T1 SRCC 35 Sch=uart rxd out
185
      #set property -dict { PACKAGE PIN D3
                                              IOSTANDARD LVCMOS33 } [get ports { UART CTS }];
      #IO L12N T1 MRCC 35 Sch=uart cts
186
      #set property -dict { PACKAGE PIN E5
                                              IOSTANDARD LVCMOS33 } [get ports { UART RTS }];
      #IO L5N TO AD13N 35 Sch=uart rts
187
188
      ##USB HID (PS/2)
189
      #set property -dict { PACKAGE PIN F4
                                              IOSTANDARD LVCMOS33 | [get_ports { PS2_CLK | ];
      #IO L13P T2 MRCC 35 Sch=ps2 clk
190
      #set property -dict { PACKAGE PIN B2
                                              IOSTANDARD LVCMOS33 } [get ports { PS2 DATA }];
      #IO L10N T1 AD15N 35 Sch=ps2 data
191
192
      ##SMSC Ethernet PHY
193
      #set property -dict { PACKAGE PIN C9
                                              IOSTANDARD LVCMOS33 } [get ports { ETH MDC }];
      #IO L11P T1 SRCC 16 Sch=eth mdc
194
      #set property -dict { PACKAGE PIN A9
                                              IOSTANDARD LVCMOS33 } [get ports { ETH MDIO }];
      #IO L14N T2 SRCC 16 Sch=eth mdio
      #set property -dict { PACKAGE PIN B3
195
                                              IOSTANDARD LVCMOS33 | [get ports { ETH RSTN | ];
      #IO L10P T1 AD15P 35 Sch=eth rstn
196
      #set property -dict { PACKAGE PIN D9
                                              IOSTANDARD LVCMOS33 } [get ports { ETH CRSDV }];
      #IO L6N TO VREF 16 Sch=eth crsdv
197
      #set_property -dict { PACKAGE_PIN C10
                                              IOSTANDARD LVCMOS33 } [get_ports { ETH_RXERR }];
      #IO L13N T2 MRCC 16 Sch=eth rxerr
      #set_property -dict { PACKAGE PIN C11
198
                                              IOSTANDARD LVCMOS33 } [get ports { ETH RXD[0]
      }]; #IO L13P T2 MRCC 16 Sch=eth rxd[0]
      #set property -dict { PACKAGE PIN D10
199
                                              IOSTANDARD LVCMOS33 } [get ports { ETH RXD[1]
      }]; #IO L19N T3 VREF 16 Sch=eth rxd[1]
      #set property -dict { PACKAGE PIN B9
200
                                              IOSTANDARD LVCMOS33 } [get ports { ETH TXEN }];
      #IO L11N T1 SRCC 16 Sch=eth txen
201
      #set property -dict { PACKAGE PIN A10
                                               IOSTANDARD LVCMOS33 } [get ports { ETH TXD[0]
      }]; #IO L14P T2 SRCC 16 Sch=eth txd[0]
      #set property -dict { PACKAGE PIN A8
202
                                              IOSTANDARD LVCMOS33 } [get ports { ETH TXD[1]
      }]; #IO_L12N_T1 MRCC 16 Sch=eth txd[1]
      #set property -dict { PACKAGE PIN D5
203
                                              IOSTANDARD LVCMOS33 } [get_ports { ETH_REFCLK
      }]; #IO_L11P_T1_SRCC_35 Sch=eth_refclk
```

```
204
      #set property -dict { PACKAGE PIN B8 -- IOSTANDARD LVCMOS33 } [get ports { ETH INTN }];
      #IO L12P T1 MRCC 16 Sch=eth intn
205
206
      ##Quad SPI Flash
207
      #set property -dict { PACKAGE PIN K17 - IOSTANDARD LVCMOS33 } [get ports { QSPI DQ[0]
      }]; #IO L1P T0 D00 MOSI 14 Sch=qspi dq[0]
208
      #set property -dict { PACKAGE PIN K18 -- IOSTANDARD LVCMOS33 } [get ports { QSPI DQ[1]
      }]; #IO_L1N_T0_D01_DIN_14 Sch=qspi_dq[1]
      #set property -dict { PACKAGE PIN L14
209
                                             IOSTANDARD LVCMOS33 } [get ports { QSPI DQ[2]
      }]; #IO L2P T0 D02 14 Sch=qspi dq[2]
210
      #set property -dict { PACKAGE PIN M14
                                             FIGURE 10STANDARD LVCMOS33 | [get ports { QSPI DQ[3]
      }]; #IO L2N T0 D03 14 Sch=qspi dq[3]
211
      #set property -dict { PACKAGE PIN L13 - IOSTANDARD LVCMOS33 } [get ports { QSPI CSN }];
      #IO L6P T0 FCS B 14 Sch=qspi csn
```

Since inputs are STD LOGIC VECTORs, you will need to convert them appropriately.

A. Design

The absolute first thing you should do is generate

- a. The block diagram of the entity (i.e., just I/O ports), and
- b. A neat and carefully labeled schematic of your circuit.

B. VHDL code:

Generate your VHDL code following your schematic exactly.

C. Testing:

Make sure you test a few cases, including extremes. For extra credit: if $s_{\bar{u}} = 1$, your simulation should be presented as signed decimals; if $s_{\bar{u}} = 0$, the simulation should use unsigned decimals. It is fine if you present the two simulations in two separate plots (i.e., no need to attempt to do both simulations in a single run, although you can if you want to).

D. Implementation

Download your system to the board. Verify its operation. Have the instructor check your implementation.

Jones Hlues

Lab 3: Your Name

Instructor signature

Deliverables:

- 1. (4 pts) Copies of your block diagram and the carefully drawn and labeled circuit schematic.
- 2. (4 pts) A color-coded, readable version of each the VHDL code for your component(s).
- 3. (4 pts) A color-coded, readable version of each the VHDL code of your testbench.
- 4. (4 pts) Legible copies of your simulations. Make sure that you provide appropriate comments wherever needed, e.g., if something is not what you expected, or if the system fails, etc.
- 5. (1 pt) A copy of your constraints file.
- 6. (3 pts) A copy of the instructor signature.

All the deliverables should be in PDF format.

How to turn this in?

You should turn this in via Canvas.