```
-- VHDL 8 bit processor Project
   -- D Flip Flop Test Bench
3
   -- James Hicks November 1 2023
4
   library ieee;
6
   use ieee.std_logic_1164.all;
7
   use ieee.numeric std.all;
8
9
   entity t ff tb is
10
   end t ff tb;
11
12
   architecture tb of t ff tb is
13
14
   signal t, en, rst, clk, q : std logic := '0';
15
16
   constant clk period : time := 10 ns;
17
18
   begin
19
20
   DUT: entity work.t ff en(two seg arch)
21
   port map( t => t,
22
   23 ---- rst => rst,
25
26
27
28
   -- clock process
29
  clk_process : process
30 begin
31
   - - - - - - - 100p
32
   wait for clk period / 2;
33 -----clk <= not clk;
   end loop;
34
35
   end process;
36
   -- data process
37
38
   t_process : process
39
  begin
40
   wait for 20 ns;
41 41 
42 wait for 30 ns;
44 wait for 40 ns;
45 45
46 for I in 1 to 9 loop
   wait for 10 ns;
47
   end loop;
48
49
50
  wait for 20 ns;
   51
52
53
   end process;
54
55
   -- enable process
56
   en_process : process
57
   begin
58
   wait for 20 ns;
   ----en <= '1';
59
   wait for 210 ns;
60
   en <= '0';
wait for 30 ns;
61
62
63
  end process;
64
65
   termination process
   termination_process : process
67
   begin
68
   wait for 260 ns;
   assert false report "end of test" severity failure;
69
```

```
70 end process;
71
72 end process
73 enst_process: process
74 elegin
75 end procest <= '1';
76 end wait for clk_period / 2;
77 enst <= '0';
78 end process;
80 end tb;
```