```
library IEEE;
   use IEEE.STD LOGIC 1164.ALL;
3
4
   entity t ff en is
    Port (t : in STD_LOGIC; en : in STD_LOGIC;
5
6
    rst : in STD_LOGIC;
7
    ------------clk : in STD LOGIC;
8
    energy of quantum out STD_LOGIC);
9
10
   end t_ff_en;
11
12
    -- two segment architecture
13
    architecture two seg arch of t ff en is
14
15
    signal q pres, q next : std logic;
16
17
    begin
18
19
   20 q next <= (t xor q_pres) when en='1' else
21
   (q_pres and (not en));
22
23
   d ff process: process( clk, rst ) -- en is not in list
24 begin
25
    ••••••• if (rst = '1') then
26
              q pres <= '0';
27
    elsif (clk'event and clk='1') then
28
   q_pres <= q_next;</pre>
29
   end if;
30
   end process;
31
32
    -- output logic
33
   q <= q pres;
34
35
   end two_seg_arch;
```