
```
-- VHDL 8 bit processor Project
   -- D Flip Flop Test Bench
3
   -- James Hicks November 1 2023
4
5
   library ieee;
   use ieee.std_logic_1164.all;
6
7
   use ieee.numeric std.all;
8
9
   entity d ff tb is
10
   end d ff tb;
11
12
   architecture tb of d ff tb is
13
14
   signal d, en, rst, clk, q : std logic := '0';
15
16
   constant clk period : time := 10 ns;
17
18
   begin
19
20
   DUT: entity work.d ff en(two seg arch)
21
   port map( d => d,
22
   - - - - - - - - - - - - - - en - - => en ,
23 ---- rst => rst,
24
   clk => clk,
   25
26
27
28
   -- clock process
29
  clk_process : process
30 begin
31
   - - - - - - - 100p
32
   wait for clk period / 2;
33
   clk <= not clk;
   end loop;
34
35
   end process;
36
   ----data process
37
38
   data_process : process
39
   begin
40
41 wait for 50 ns;
42 <= '1';</pre>
43 wait for 30 ns;
45 wait for 40 ns;
   d <= '1';
46
47
   wait for 10 ns;
   48
   for I in 1 to 18 loop
49
50
   wait for 10 ns;
   d <= not d;
51
52
   end loop;
53
  wait for 50 ns;
54 <- '1';
55
   wait for 50 ns;
56
   wait for 20 ns;
57
58
   ----d <= '1';
    ····wait;
59
60
   end process;
61
62
   -- enable process
en process : process
64 begin
65
   wait for 50 ns;
   en <= '1';
67
   wait for 160 ns;
  en -<= - '0';
68
   wait for 100 ns;
69
```



```
library IEEE;
             use IEEE.STD LOGIC 1164.ALL;
   3
   4
              entity t ff en is
                Port (t : in STD_LOGIC; en : in STD_LOGIC;
   5
   6
                rst : in STD_LOGIC;
   7
               control of the contro
   8
                 energy of quantum out STD_LOGIC);
  9
10
             end t_ff_en;
11
12
                -- two segment architecture
13
                architecture two seg arch of t ff en is
14
15
                 signal q pres, q next : std logic;
16
17
                begin
18
19
             20 q next <= (t xor q_pres) when en='1' else
21
               (q_pres and (not en));
22
23
            d ff process: process( clk, rst ) -- en is not in list
24 begin
25
                ••••••• if (rst = '1') then
26
                                                        q pres <= '0';
27
                elsif (clk'event and clk='1') then
28
              q_pres <= q_next;</pre>
29
             end if;
30
            end process;
31
32
               -- output logic
33
             q <= q pres;
34
35
             end two_seg_arch;
```

```
-- VHDL 8 bit processor Project
   -- D Flip Flop Test Bench
3
   -- James Hicks November 1 2023
4
   library ieee;
6
   use ieee.std_logic_1164.all;
7
   use ieee.numeric std.all;
8
9
   entity t ff tb is
10
   end t ff tb;
11
12
   architecture tb of t ff tb is
13
14
   signal t, en, rst, clk, q : std logic := '0';
15
16
   constant clk period : time := 10 ns;
17
18
   begin
19
20
   DUT: entity work.t ff en(two seg arch)
21
   port map( t => t,
22
   23 ---- rst => rst,
25
26
27
28
   -- clock process
29
  clk_process : process
30 begin
31
   - - - - - - - 100p
32
   wait for clk period / 2;
33 -----clk <= not clk;
   end loop;
34
35
   end process;
36
   -- data process
37
38
   t_process : process
39
  begin
40
   wait for 20 ns;
41 41 
42 wait for 30 ns;
44 wait for 40 ns;
45 45
46 for I in 1 to 9 loop
   wait for 10 ns;
47
   end loop;
48
49
50
  wait for 20 ns;
   51
52
53
   end process;
54
55
   -- enable process
56
   en_process : process
57
   begin
58
   wait for 20 ns;
   ----en <= '1';
59
   wait for 210 ns;
60
   en <= '0';
wait for 30 ns;
61
62
63
  end process;
64
65
   termination process
   termination_process : process
67
   begin
68
   wait for 260 ns;
   assert false report "end of test" severity failure;
69
```

```
70 end process;
71
72 end process
73 enst_process: process
74 elegin
75 end procest <= '1';
76 end wait for clk_period / 2;
77 enst <= '0';
78 end process;
80 end tb;
```

Re: Lab 6

Rodriguez-Marek, Esteban <erodriguezma@ewu.edu>

Tue 11/7/2023 1:51 PM

To:Hicks, James <jhicks19@ewu.edu>

Confirming.

From: Hicks, James <jhicks19@ewu.edu> **Sent:** Tuesday, November 7, 2023 1:27 PM

To: Rodriguez-Marek, Esteban <erodriguezma@ewu.edu>

Subject: Lab 6

Hello Dr. Rodriguez-Marek,

I showed you my lab 6 in class today and you told me to send you this email for verification.

Best Regards, James Hicks

1 of 1