

```

1  -- VHDL 8 bit processor Project
2  -- D Flip Flop Test Bench
3  -- James Hicks November 1 2023
4
5  library ieee;
6  use ieee.std_logic_1164.all;
7  use ieee.numeric_std.all;
8
9  entity d_ff_tb is
10 end d_ff_tb;
11
12 architecture tb of d_ff_tb is
13
14     signal d, en, rst, clk, q : std_logic := '0';
15
16     constant clk_period : time := 10 ns;
17
18 begin
19
20     DUT: entity work.d_ff_en(two_seg_arch)
21     port map ( d => d,
22                en => en,
23                rst => rst,
24                clk => clk,
25                q => q
26                );
27
28     -- clock process
29     clk_process : process
30     begin
31         loop
32             wait for clk_period / 2;
33             clk <= not clk;
34         end loop;
35     end process;
36
37     -- data process
38     data_process : process
39     begin
40
41         wait for 50 ns;
42         d <= '1';
43         wait for 30 ns;
44         d <= '0';
45         wait for 40 ns;
46         d <= '1';
47         wait for 10 ns;
48         d <= '0';
49         for I in 1 to 18 loop
50             wait for 10 ns;
51             d <= not d;
52         end loop;
53         wait for 50 ns;
54         d <= '1';
55         wait for 50 ns;
56         d <= '0';
57         wait for 20 ns;
58         d <= '1';
59         wait;
60     end process;
61
62     -- enable process
63     en_process : process
64     begin
65         wait for 50 ns;
66         en <= '1';
67         wait for 160 ns;
68         en <= '0';
69         wait for 100 ns;

```

```
70         en <= '1';
71         wait;
72     end process;
73
74     -- termination process
75     termination_process : process
76     begin
77         wait for 450 ns;
78         assert false report "end of test" severity failure;
79     end process;
80
81     -- rst process
82     rst_process : process
83     begin
84         rst <= '1';
85         wait for 5 ns;
86         rst <= '0';
87         wait;
88     end process;
89 end tb;
```