

\uparrow
 $v_not_d(0)$

```

1  -- VHDL 8 bit processor project
2  -- 16 x 4 encoder
3  -- James Hicks Oct 15 2023
4
5  library ieee;
6  use ieee.std_logic_1164.all;
7  use ieee.numeric_std.all;
8
9  entity encoder_16x4 is
10     port(r : in std_logic_vector (15 downto 0);
11           e : out std_logic_vector (3 downto 0);
12           v : out std_logic);
13  end encoder_16x4;
14
15  architecture my_arch of encoder_16x4 is
16
17     signal d_3, d_2, d_1, d_0, v_d : std_logic_vector(1 downto 0);
18     signal o_3, o_2, o_1, o_0, v_not_d : std_logic_vector(3 downto 0);
19     signal twelve, eight, four : unsigned(3 downto 0);
20
21  begin
22
23     dec_3 : entity work.encoder_4x2(cond_arch)
24     port map (
25         r => r (15 downto 12),
26         e => d_3,
27         v => v_not_d(3)
28     );
29
30     dec_2 : entity work.encoder_4x2(sel_arch)
31     port map (
32         r => r (11 downto 8),
33         e => d_2,
34         v => v_not_d(2)
35     );
36
37     dec_1 : entity work.encoder_4x2(if_arch)
38     port map (
39         r => r (7 downto 4),
40         e => d_1,
41         v => v_not_d(1)
42     );
43
44     dec_0 : entity work.encoder_4x2(case_arch)
45     port map (
46         r => r (3 downto 0),
47         e => d_0,
48         v => v_not_d(0)
49     );
50
51     valid_decoder : entity work.encoder_4x2(sel_arch)
52     port map (
53         r => v_not_d,
54         e => v_d,
55         v => v
56     );
57
58     twelve <= "1100";
59     eight <= "1000";
60     four <= "0100";
61
62     with v_d select e <=
63         std_logic_vector(twelve + unsigned(d_3)) when "11",
64         std_logic_vector(eight + unsigned(d_2)) when "10",
65         std_logic_vector(four + unsigned(d_1)) when "01",
66         std_logic_vector("00" & d_0) when "00",
67         "0000" when others;
68
69  end my_arch;
70

```

```


1  -- VHDL 8 bit processor project
2  -- 4 x 2 encoder
3  -- James Hicks Oct 15 2023
4
5  library ieee;
6  use ieee.std_logic_1164.all;
7
8  entity encoder_4x2 is
9      port(r : in std_logic_vector(3 downto 0);
10           e : out std_logic_vector(1 downto 0);
11           v : out std_logic);
12  end encoder_4x2;
13
14  architecture cond_arch of encoder_4x2 is
15  begin
16
17      v <= '0' when r = "0000" else
18          '1';
19
20      e <= "11" when r(3) = '1' else
21          "10" when r(2) = '1' else
22          "01" when r(1) = '1' else
23          "00";
24
25  end cond_arch;
26
27  architecture sel_arch of encoder_4x2 is
28  begin
29
30      v <= '1' when r /= "0000" else
31          '0';
32
33      with r select (e) <=
34          "11" when "1000" | "1001" | "1010" | "1011" |
35          "1100" | "1101" | "1110" | "1111",
36          "10" when "0100" | "0101" | "0110" | "0111",
37          "01" when "0010" | "0011",
38          "00" when others;
39
40  end sel_arch;
41
42  architecture if_arch of encoder_4x2 is
43  begin
44
45      process(r)
46      begin
47          if r(3) = '1' then
48              e <= "11";
49              v <= '1';
50          elsif r(2) = '1' then
51              e <= "10";
52              v <= '1';
53          elsif r(1) = '1' then
54              e <= "01";
55              v <= '1';
56          elsif r(0) = '1' then
57              e <= "00";
58              v <= '1';
59          else
60              e <= "00";
61              v <= '0';
62          end if;
63      end process;
64
65  end if_arch;
66
67  architecture case_arch of encoder_4x2 is
68  begin
69
70      process(r)
71      begin

```

```
73     case r is
74     when "1000" | "1001" | "1010" | "1011" |
75     "1100" | "1101" | "1110" | "1111" =>
76     e <= "11";
77     v <= '1';
78     when "0100" | "0101" | "0110" | "0111" =>
79     e <= "10";
80     v <= '1';
81     when "0010" | "0011" =>
82     e <= "01";
83     v <= '1';
84     when "0001" =>
85     e <= "00";
86     v <= '1';
87     when others =>
88     e <= "00";
89     v <= '0';
90     end case;
91 end process;
92
93 end case_arch;
94
```

James Hicus

Lab 4: Your Name

A handwritten signature in dark ink, consisting of a series of loops and a vertical stroke, positioned above a horizontal line.

Instructor signature

Deliverables: