

```

1  -- VHDL 8 bit processor Project
2  -- D Flip Flop Test Bench
3  -- James Hicks November 1 2023
4
5  library ieee;
6  use ieee.std_logic_1164.all;
7  use ieee.numeric_std.all;
8
9  entity d_ff_tb is
10 end d_ff_tb;
11
12 architecture tb of d_ff_tb is
13
14     signal d, en, rst, clk, q : std_logic := '0';
15
16     constant clk_period : time := 10 ns;
17
18 begin
19
20     DUT: entity work.d_ff_en(two_seg_arch)
21     port map ( d => d,
22                en => en,
23                rst => rst,
24                clk => clk,
25                q => q
26                );
27
28     -- clock process
29     clk_process : process
30     begin
31         loop
32             wait for clk_period / 2;
33             clk <= not clk;
34         end loop;
35     end process;
36
37     -- data process
38     data_process : process
39     begin
40
41         wait for 50 ns;
42         d <= '1';
43         wait for 30 ns;
44         d <= '0';
45         wait for 40 ns;
46         d <= '1';
47         wait for 10 ns;
48         d <= '0';
49         for I in 1 to 18 loop
50             wait for 10 ns;
51             d <= not d;
52         end loop;
53         wait for 50 ns;
54         d <= '1';
55         wait for 50 ns;
56         d <= '0';
57         wait for 20 ns;
58         d <= '1';
59         wait;
60     end process;
61
62     -- enable process
63     en_process : process
64     begin
65         wait for 50 ns;
66         en <= '1';
67         wait for 160 ns;
68         en <= '0';
69         wait for 100 ns;

```

```
70     en <= '1';
71     wait;
72 end process;
73
74 -- termination process
75 termination_process : process
76 begin
77     wait for 450 ns;
78     assert false report "end of test" severity failure;
79 end process;
80
81 -- rst process
82 rst_process : process
83 begin
84     rst <= '1';
85     wait for 5 ns;
86     rst <= '0';
87     wait;
88 end process;
89 end tb;
```

EN

q-pres




q-next

CLK

15L

D

q



```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity t_ff_en is
5      Port ( t : in STD_LOGIC;
6             en : in STD_LOGIC;
7             rst : in STD_LOGIC;
8             clk : in STD_LOGIC;
9             q : out STD_LOGIC);
10 end t_ff_en;
11
12 -- two segment architecture
13 architecture two_seg_arch of t_ff_en is
14
15     signal q_pres, q_next : std_logic;
16
17     begin
18
19         -- next state logic
20         q_next <= (t xor q_pres) when en='1' else
21             (q_pres and (not en));
22
23         d_ff_process: process (clk, rst) -- en is not in list
24         begin
25             if (rst = '1') then
26                 q_pres <= '0';
27             elsif (clk'event and clk='1') then
28                 q_pres <= q_next;
29             end if;
30         end process;
31
32         -- output logic
33         q <= q_pres;
34
35     end two_seg_arch;

```

```

1  -- VHDL 8 bit processor Project
2  -- D Flip Flop Test Bench
3  -- James Hicks November 1 2023
4
5  library ieee;
6  use ieee.std_logic_1164.all;
7  use ieee.numeric_std.all;
8
9  entity t_ff_tb is
10 end t_ff_tb;
11
12 architecture tb of t_ff_tb is
13
14     signal t, en, rst, clk, q : std_logic := '0';
15
16     constant clk_period : time := 10 ns;
17
18 begin
19
20     DUT: entity work.t_ff_en(two_seg_arch)
21     port map (t => t,
22               en => en,
23               rst => rst,
24               clk => clk,
25               q => q
26             );
27
28     -- clock process
29     clk_process : process
30     begin
31         loop
32             wait for clk_period / 2;
33             clk <= not clk;
34         end loop;
35     end process;
36
37     -- data process
38     t_process : process
39     begin
40         wait for 20 ns;
41         t <= '1';
42         wait for 30 ns;
43         t <= '0';
44         wait for 40 ns;
45         t <= '1';
46         for I in 1 to 9 loop
47             wait for 10 ns;
48             t <= not t;
49         end loop;
50         wait for 20 ns;
51         t <= '1';
52         wait;
53     end process;
54
55     -- enable process
56     en_process : process
57     begin
58         wait for 20 ns;
59         en <= '1';
60         wait for 210 ns;
61         en <= '0';
62         wait for 30 ns;
63     end process;
64
65     -- termination process
66     termination_process : process
67     begin
68         wait for 260 ns;
69         assert false report "end of test" severity failure;

```

```
70     end process;
71
72     -- rst process
73     rst_process : process
74     begin
75         rst <= '1';
76         wait for clk_period / 2;
77         rst <= '0';
78         wait;
79     end process;
80 end tb;
```

Re: Lab 6

Rodriguez-Marek, Esteban <erodriguezma@ewu.edu>

Tue 11/7/2023 1:51 PM

To: Hicks, James <jhicks19@ewu.edu>

Confirming.

From: Hicks, James <jhicks19@ewu.edu>

Sent: Tuesday, November 7, 2023 1:27 PM

To: Rodriguez-Marek, Esteban <erodriguezma@ewu.edu>

Subject: Lab 6

Hello Dr. Rodriguez-Marek,

I showed you my lab 6 in class today and you told me to send you this email for verification.

Best Regards,

James Hicks