


```
-- VHDL 8 bit processor Project
-- Four Bit Binary Adder Subtractor
-- James Hicks Sept 29 2023
library ieee;
use ieee.std_logic_1164.all;
entity four_bit_adder_subtractor is
    port (
            : in std_logic_vector (3 downto 0);
            carry_out : out std_logic;
            sum_diff = eeee : out std_logic_vector (3 downto 0)
end four_bit_adder_subtractor;
-- The control is essentially a carry in
-- With the added caviet that in addition to being added
-- to the other inputs, it also decides which output to take
architecture my_arch of four_bit_adder_subtractor is
    signal add_carry, sub_carry : std_logic;
    signal sum, diff : std_logic_vector (3 downto 0);
    signal b_flipped : std_logic_vector (3 downto 0);
begin
    b_flipped <= (not \cdot b(3)) \cdot \& \cdot (not \cdot b(2)) \cdot \& \cdot (not \cdot b(1)) \cdot \& \cdot (not \cdot b(0));
    add : entity work.four_bit_adder(ripple_carry)
        port map (
                     carry_in => control,
                     a => a,
                    b => b,
                     carry_out => add_carry,
                     sum => sum
    subtract : entity work.four_bit_adder(ripple_carry)
     port map (
                     carry_in => control,
                     a => a,
                    b => b_flipped,
                    carry_out => sub_carry,
                     sum => diff
                 );
with control select sum_diff <=
  sum when '0',
    diff when '1',
    "XXXX" when others;
with control select carry_out <=</pre>
    add_carry when '0',
    sub_carry when '1',
    'X' when others;
--with control select sum_diff <=
-- sum when '0',
-- diff when '1'
-- "XXXX" when others;
--with control select carry_out <=
-- add_carry when '0',
-- '0' when '1',
-- 'X' when others;
```


```
-- VHDL 8 bit processor Project
-- Four Bit Binary Adder Subtractor Test Bench
-- James Hicks Sept 29 2023
-- The bit structure is as follows
-- (control bit) & (a input) & (b input)
-- Test bits out simply represents the sum or difference of inputs
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity four_bit_adder_subtractor_tb is
end four_bit_adder_subtractor_tb;
architecture tb_architecture of four_bit_adder_subtractor_tb is
-- 9 inputs (2 4-bit numbers + control) 5 outputs (a 4 bit number + carry)
   signal control : std_logic;
                      : std_logic_vector (3 downto 0);
    signal a,b
   signal carry_out : std_logic;
    signal sum_diff : std_logic_vector (3 downto 0);
begin
    DUT : entity work.four_bit_adder_subtractor(my_arch)
       port map (
                    control => control,
                    a => a,
                    b => b,
                    carry_out => carry_out,
                    sum_diff => sum_diff
                 );
 process begin
      --- test 4 + 4 = 8 (out of range for signed 4 bit number)
      control <= '0';
    a <= "0100";
      b <= "0100";
       wait for 1 ns;
        ---test for -4 + -5 = -9 (out of range for signed 4 bit number)
       control <= '0';</pre>
       a <= "1100";
      b <= "1011";
       wait for 1 ns;
       --- test adding positive and negative extremes 7 + --8 = -1
       control <= '0';</pre>
        a <= "0111";
       b <= "1000";
       wait for 1 ns;
       --- test for subtraction overflow 3 -- -6 = 9 (out of range)
       control <= '1';</pre>
        a <= "0101";
       b <= "1010";
       wait for 1 ns;
      -- test for subtraction underflow -7 - 7 (out of range)
       control <= '1';</pre>
       a <= "1111";
       b <= "0111";
       wait for 1 ns;
     ----test for 0 -- 1 = -1
    control <= '1';
       a <= "0000";
        b <= "0001";
```

### **SIMULATION**


#### Overflow Addition: 4 + 4 = ?




### Underflow addition: -4 + -5 = ?




## Adding extremes: 7 + -8 = -1




### Overflow subtraction: 5 - -6 = ?




## lowest possible outcome subtraction: -1 - 7 = -8



## 0 - 1 = -1



## -1 - -1 = 0



```
-- VHDL 8 bit processor Project
  2 -- Four Bit Adder
       -- James Hicks Sept 23 2023
         library ieee;
        use ieee.std logic 1164.all;
 7
        entity four_bit_adder is
 9
           · · · · port · (
10
           carry in : in std logic;
           a, b: in std logic vector (3 downto 0);
11
12
           energet : out std_logic;
13
         . out std logic vector (3 downto 0)
         . . . . . . . . . . ) ;
14
15
        end four bit adder;
16
17
          architecture ripple carry of four bit adder is
18
19
          signal carry through : std logic;
20
21
        first_two_bits : entity work.two_bit_adder(ripple carry)
22
23
           eeeeeeport map (
24
          carry_in => carry_in,
                  a => \overline{a} \quad (1 \text{ downto } 0),
25
                    b = b (1 \text{ downto } 0),
26
27
                carry out => carry through,
28
        sum = sum \cdot (1 \cdot downto \cdot 0)
29 .....;
30 last two bits : entity work.two bit adder(ripple carry)
31
         eeeeeeport map (
32
                                                carry in => carry through,
33
                                            a \Rightarrow a (3 \text{ downto } 2),
                   b \rightarrow b \rightarrow b \rightarrow 2,
34
35
                  carry out => carry out,
                 = sum = s
36
37
           38
39
          end ripple_carry;
```

```
-- VHDL 8 bit processor Project
        -- Four Bit Adder Test Bench
         -- James Hicks Sept 23 2023
  5
         -- The structure of test bits in is as follows
         -- (carry in bit) & (a input) & (b input)
 7
         -- Test bits out simply represents the sum of the two input numbers
 8
 9
          library ieee;
          use ieee.std logic 1164.all;
10
11
          use ieee.numeric std.all;
12
13
          entity four bit adder tb is
14
          end four bit adder tb;
15
16
          architecture tb architecture of four bit adder tb is
17
18
          -- 9 inputs (two 4 bit numbers + carry) 5 outputs (a 4 bit number + carry)
19
          signal test bits in : std logic vector (8 downto 0);
20
          signal test_bits_out : std_logic_vector (4 downto 0);
21
22
         begin
23
          DUT : entity work.four bit adder(ripple carry)
24
          **** port map (
25
                                              carry in => test bits in (8),
26
27
                28
                   a = (2) = test bits in (6),
29
                  a (1) =  test bits in (5),
                  test bits in (4),
30
31
32
                 (3),
33
                   because b(2) =  test bits in (2),
                     by (1) =  test bits in (1),
34
                     b (\frac{0}{0}) => test bits_in (\frac{0}{0}),
35
36
37
                     every out => test bits out (4),
38
39
                     (3) => test bits out (3),
                    sum (2) => test bits out (2),
40
                sum (1) => test bits out (1),
41
          sum (0) =  test bits out (0)
42
         43
44 process begin
45
        over the second of the second 
46
          test bits in <= std logic vector(to unsigned(I,9));</pre>
47
                               wait for 1 ns;
       end loop;
48
49
50
          ----- assert false report "End of Test";
51
         **** wait;
52
53
          end process;
54
55
          end tb architecture;
```

```
-- VHDL 8 bit processor Project
   -- 2 Bit Ripple Carry Adder
   -- James Hicks Sept 22 2023
5
    -- edited sept 23 to allow for carry in and carry out
7
    library ieee;
    use ieee.std_logic_1164.all;
9
10
   entity two_bit_adder is
11
    ···port (
12
    energin : in std_logic;
    a, b: in std logic vector (1 downto 0);
13
14
    erry out : out std logic;
15
    out std logic vector (1 downto 0)
   . . . . . . . . . . ) ;
16
17
   end two bit adder;
18
19
    architecture ripple carry of two bit adder is
20
21
    signal carry_through : std_logic;
22
23
24
   lsb : entity work.full adder(decomposed arch)
25
    eeeeeeeport map (
    carry_in => carry_in,
i1 => a(0),
26
27
28
      carry out => carry_through,
29
   30
31
32 msb : entity work.full adder(decomposed arch)
33
   over port map (
   carry_in => carry_through,
34
35
       \cdot i0 = > \cdot b(1),
36
37
      carry out => carry out,
38
      39
    40
41
    end ripple carry;
```

```
-- VHDL 8 bit processor Project
   -- Two Bit Adder Test Bench
    -- James Hicks Sept 22 2023
    library ieee;
    use ieee.std logic 1164.all;
7
    entity two bit adder tb is
9
    end two_bit_adder_tb;
10
11
    architecture tb architecture of two bit adder tb is
12
13
    -- five inputs three outputs
    signal test bits in : std logic vector (4 downto 0);
14
15
    signal test bits out : std logic vector (2 downto 0);
16
17
18 -- Two architectures::ripple carry or carry lookahead
19
    DUT : entity work.two bit adder(carry lookahead)
20
    eeeeeeport map (
21
                   carry_in => test_bits_in (4),
       a (1) => test bits_in (3),
22
23
       (0) =  test bits in (2),
        b (1) => test_bits_in (1),
b (0) => test_bits_in (0),
carry_out => test_bits_out (2),
24
25
26
      sum (\overline{1}) =  test_bits_out(1),
27
30 process begin
31
   - - - - - - - - - - - test vector - 1 ---
32
    test bits in <= "00000";
33
   wait for 1 ns;
34
35
    test vector 2 --
36 ---- test bits in <= "00001";
37
   wait for 1 ns;
38
  test vector 3 --
40 test bits in <= "00010";
   wait for \frac{1}{1} ns;
    test vector 4 --
43
44 -----test bits in <= "00011";
45
   wait for \frac{1}{1} ns;
46
47
    test vector 5 --
48 test bits in <= "00100";
49
   wait for 1 ns;
50
51
    test vector 6 --
52 test bits in <= "00101";
53 where wait for \frac{1}{1} ns;
54
55
    test vector 7 --
56 ---- test bits in <= "00110";
57
   wait for \frac{1}{1} ns;
58
59
    test vector 8 --
60 test bits in <= "00111";
   wait for 1 ns;
62
63 --- test vector 9 ---
64 test bits in <= "01000";
   wait for \overline{1} ns;
65
    test vector 10 --
  test bits in <= "01001";
   for 1 ns;
69
70
71
    ----test vector 11 ---
    test bits in <= "01010";
```

```
73 **** wait for 1 ns;
74
76 test bits in <= "01011";
77 www.wait for \overline{1} ns;
78
80 test_bits_in <= "01100";
   wait for \frac{1}{1} ns;
81
82
84 contest_bits_in <= "01101";</pre>
85 wait for \overline{1} ns;
86
87 --- test vector 15 ---
88 test bits in <= "01110";
89 wait for \overline{1} ns;
90
   91
92 test_bits_in <= "01111";
93 wait for \frac{1}{1} ns;
94
95
   assert false report "End of Test";
96 •••• wait;
97
98
   end process;
99
100
   end tb architecture;
```

```
-- VHDL 8 bit processor Project
    -- Full Adder (not composed of half adders)
    -- James Hicks Sept 21 2023
 5
    library ieee;
    use ieee.std logic 1164.all;
7
8
    entity full_adder is
9
        port(carry_in, i1, i0 : in std_logic;
10
            carry_out, sum : out std_logic);
11
    end full adder;
12
13
    architecture my arch of full adder is
14
     signal p2, p1, p0 : std logic;
15 begin
16
     sum <= carry in xor i1 xor i0;</pre>
17
     p2 <= carry \overline{i}n and i1;
18
     p1 <= carry in and i0;
19
    p0 \ll i1 \text{ and } i0;
20
     carry_out <= p2 or p1 or p0;
21
    end my_arch;
22
23
    -- decomposed architecture --
24 architecture decomposed_arch of full_adder is
25
        signal p0, p1, p2 : std_logic;
26
    begin
27
     -- instantiate two half adders --
28
     half adder xin yin : entity work.half adder(my arch)
29
           port map(i\overline{1}=>i1, i0=>i0, sum=>p0, carry=>p\overline{1});
30
     half adder cin sout : entity work.half adder(my arch)
31
    port map(i1=>carry in, i0=>p0, sum=>sum, carry=>p2);
32
     carry out <= p1 or p2;
33 end decomposed_arch;
```

```
-- VHDL 8 bit processor Project
   -- Full Adder testbench
   -- James Hicks Sept 22 2023
   library ieee;
   use ieee.std logic 1164.all;
7
    -- a testbench has no ports
9
    entity full adder tb is
10
   end full adder tb;
11
12
   architecture test of full adder tb is
13
   component full adder
14
    · · · · · · · · · port · (
15
   erry in, i1, i0 : in std logic;
16
   carry_out, sum : out std_logic
17
   · · · · · · · · · · · · · · · ) ;
18
   end component;
19
20
    signal test bits in : std logic vector (2 downto 0);
21
    signal test bits out : std logic vector (1 downto 0);
22
   begin
23
   DUT : full_adder port map (
    carry_in => test_bits_
i1 => test_bits_in(1),
24
                            carry in => test bits in(2),
25
        test bits in(0),
26
   carry_out => test_bits_out(1),
sum => test_bits_out(0)
27
28
29 ......;
30 process begin
31
   32
   test bits in <= "000";
33 was wait for 1 ns;
34
   test vector 2 --
35
36 test bits in <= "001";
37 was wait for 1 ns;
38
39 --- test vector 3 ---
40 test bits in <= "010";
   wait for \frac{1}{1} ns;
42
43 --- test vector 4 ---
45 wait for \frac{1}{1} ns;
46
   test vector 5 --
47
48 test bits in <= "100";
49 wait for 1 ns;
50
51
   test vector 6 --
52 test bits in <= "101";
53 where wait for \frac{1}{1} ns;
54
56 ---- test bits in <= "110";
57
   wait for \frac{1}{1} ns;
58
59 --- test vector 8 ---
60 test bits in <= "111";
61
   wait for 1 ns;
62
63 ---- assert false report "End of Test";
64 wait;
65
end process;
67 end test;
```

```
1 -- VHDL 8 bit processor Project
2 -- Half Adder
3 -- James Hicks Sept 21 2023
5 library ieee;
6 use ieee.std_logic_1164.all;
7
   entity half_adder is
8
9 port (i1, i\overline{0}: in std_logic;
10
         sum, carry : out std_logic);
11 end half_adder;
12
13 architecture my arch of half adder is
14 begin
15 sum <= i1 xor i0;
16 carry <= i1 and i0;
17 end my_arch;
```

```
-- VHDL 8 bit processor Project
  -- Half Adder Test Bench
  -- James Hicks Sept 22 2023
5
   library ieee;
   use ieee.std logic 1164.all;
7
8
   -- a testbench has no ports
9
   entity half adder tb is
   end half_adder_tb;
10
11
12
   architecture tb architecture of half adder tb is
13
   component half adder
14
   · · · · · · · · port · (
15
   : in std logic;
  carry : out std logic
16
17
   · · · · · · · · · · · · · · · · ;
18
  end component;
19
   signal test_bits_in : std logic vector (1 downto 0);
20
21
   signal test_bits_out : std_logic_vector (1 downto 0);
22 begin
23
  DUT : half_adder port map (
   i1 => test_bits_in(1),
i0 => test_bits_in(0),
24
25
26 carry \Rightarrow test bits out(\frac{1}{2}),
28 .........;
29 process begin
32 weekee wait for 1 ns;
33
34 --- test vector 2 ---
35 test bits in <= "01";
36 *** wait for 1 ns;
37
38 --- test vector 3 ---
39 test bits in <= "10";
40 wait for \frac{1}{1} ns;
42
   test vector 4 --
44 wait for 1 ns;
45
46
   assert false report "End of Test";
47
   wait;
48
49 end process;
50 end tb architecture;
```

- 1. For the small circuits (e.g., full-adder), it is fine to have the simulation test all possible combinations. However, testing all combinations for the 4-bit binary adder/subtractor would mean testing 2<sup>8</sup> - 256 combinations, which is probably too much for our purposes. Thus, it is reasonable to test only a few input vectors. I will let you choose them, but you should always check all the key possibilities (e.g., extremes, interesting scenarios, potential errors, etc.).
- 2. For the adder/subtractor simulation, make sure that you present the simulation as signed decimals.

# D. Implementation

Download the 4-bit binary adder/subtractor to the board. Verify its operation. Have the instructor check your implementation.

James Hicks Your Name

#### **Deliverables:**

- 1. (4 pts) Copies of the circuit diagrams from part A. Note: your circuit should match the VHDL code, i.e., use similar input names, output names, and intermediate signal names.
- 2. (4 pts) A color-coded version of each one of your VHDL components (i.e., fulladder, 4-bit binary adder, and the 4-bit binary adder/subtractor.
- 3. (4 pts) A color-coded version of each of the appropriate test-benches.
- 4. (4 pts) Legible copies of your simulations. Make sure that you provide appropriate comments wherever needed, e.g., if something is not what you expected, or if the system fails, etc.
- 5. (1 pt) A copy of your constraints file.
- 6. (3 pts) A copy of the instructor signature.

All the deliverables should be in PDF format, preferably as a single file.

# How to turn this in?

You should turn this in via Canvas.