```
-- VHDL 8 bit processor Project
   -- D Flip Flop Test Bench
3
   -- James Hicks November 1 2023
4
5
   library ieee;
   use ieee.std_logic_1164.all;
6
7
   use ieee.numeric std.all;
8
9
   entity d ff tb is
10
   end d ff tb;
11
12
   architecture tb of d ff tb is
13
14
   signal d, en, rst, clk, q : std logic := '0';
15
16
   constant clk period : time := 10 ns;
17
18
   begin
19
20
   DUT: entity work.d ff en(two seg arch)
21
   port map( d => d,
22
   - - - - - - - - - - - - - - en - - => en ,
23 ---- rst => rst,
24
   clk => clk,
   25
26
27
28
   -- clock process
29
  clk_process : process
30 begin
31
   - - - - - - - 100p
32
   wait for clk period / 2;
33
   clk <= not clk;
   end loop;
34
35
   end process;
36
   ----data process
37
38
   data_process : process
39
   begin
40
41 wait for 50 ns;
42 <= '1';</pre>
43 wait for 30 ns;
45 wait for 40 ns;
   d <= '1';
46
47
   wait for 10 ns;
   48
   for I in 1 to 18 loop
49
50
   wait for 10 ns;
   d <= not d;
51
52
   end loop;
53
  wait for 50 ns;
54 <- '1';
55
   wait for 50 ns;
56
   wait for 20 ns;
57
58
   ----d <= '1';
    ····wait;
59
60
   end process;
61
62
   -- enable process
en process : process
64 begin
65
   wait for 50 ns;
   en <= '1';
67
   wait for 160 ns;
  en -<= - '0';
68
   wait for 100 ns;
69
```