



TERM END EXAMINATIONS (TEE) – May 2024

Programme	: BCE	Semester	: Winter Semester 2023-24
Course Title/ Course Code	: Digital Logic Design/ ECE2002	Slot	: B11+B12+B13
Time	: 3 Hrs.	Max. Marks	: 100

Answer ALL the Questions

Q. No.	Question Description	Marks
PART A – (60 Marks)		
1	(a) (i) Convert $(FACE)_{16}$ into its binary, octal, and decimal equivalent. (ii) Convert 23.625_{10} to octal equivalent.	9 3
OR		
	(i) Simplify and implementation the following SOP function using NOR gates, $F(A, B, C, D) = \sum m(0, 1, 4, 5, 10, 11, 14, 15)$ (ii) Design the circuit by Using NAND gates $F = ABC' + DE + AB'D'$	6 6
2	(a) Describe a 4-bit Binary to gray code converter and implement it using logic gates	12
OR		
	(b) Implement the following Boolean function using an 8:1 Multiplexer and also using 4:1 Multiplexer $F(w, x, y, z) = \sum m(1, 2, 3, 6, 7, 8, 11, 12, 14)$.	12
3	(a) Analyze the circuit of a JK flip flop and realize JK flip flop using D flip flop.	12
OR		
	(b) A sequential circuit with two D flip flops A and B, input X and output Y is specified by the following next state and output equations: $A(t+1) = AX + BX$; $B(t+1) = A'X$; $Y = (A+B)X'$ (i) Draw the logic diagram. (ii) Construct the state table. (iii) Draw the state diagram.	12
4	(a) Consider the design of 4-bit synchronous BCD counter that counts in the following way using JK flipflop. 0000, 0001, 0010, 0011, ..., 1001 and back to 0000 (i) Draw the state diagram (ii) List the next state table (iii) Draw the logic diagram of the circuit	12
OR		
	(b) Analyze the following clocked sequential circuit and obtain the state equations and state diagram.	12

