

Cache Implementation

LAB EXERCISE - 7

CED17I017

Specifications

Direct mapping L1 cache (split cache)

- Main memory
 - Size: 128 KB
 - 8 words/block
- Data cache
 - Size: 32 KB
 - 8 words/line
 - 1 read port and 1 write port
- Instruction cache
 - Size: 16 KB
 - 8 words/line
 - 1 read port
- 1 word: 2 Bytes
- Use Valid and Dirty bits in the cache
- I have used Write Back with write allocate policy

Calculations

- **Main memory**


$$\text{Main Memory Size} = 128 \text{ KB} = 2^{16} \text{ words}$$

$$\text{Block Size} = 8 \text{ words}$$

$$\text{No. of Blocks} = \frac{\text{Main Memory Size}}{\text{Block Size}} = \frac{2^{16}}{8} = 2^{13}$$

$$\text{No. of bits required for Block no.} = \log_2(\text{No. of Blocks}) = \log_2(2^{13}) = 13 \text{ bits}$$

$$\text{Block offset} = \log_2(\text{Block Size}) = \log_2(8) = 3 \text{ bits}$$



- **Data Cache**

$$\text{Data Cache Size} = 32 \text{ KB} = 2^{14} \text{ words}$$

$$\text{Block Size} = 8 \text{ words}$$


$$\text{No. of Lines} = \frac{\text{Data Cache Size}}{\text{Block Size}} = \frac{2^{14}}{8} = 2^{11}$$

$$\text{No. of bits required for Line no. (Index)} = \log_2(\text{No. of Lines}) = \log_2(2^{11}) = 11 \text{ bits}$$

$$\text{Block offset} = 3 \text{ bits}$$

$$\text{No of bits in Block no.} = \text{Tag} + \text{Index}$$

$$\text{Tag} = \text{No of bits in Block no.} - \text{Index} = 13 - 11 = 2 \text{ bits}$$



- **Instruction Cache**

Instruction Cache Size = 16 KB = 2^{13} words

Block Size = 8 words


$$\text{No. of Lines} = \frac{\text{Instruction Cache Size}}{\text{Block Size}} = \frac{2^{13}}{8} = 2^{10}$$

No. of bits required for Line no.(Index) = $\log_2(\text{No. of Lines}) = \log_2(2^{10}) = 10 \text{ bits}$


Block offset = 3 bits

No of bits in Block no. = Tag + Index


Tag = No of bits in Block no. - Index = 13 - 10 = 3 bits



Memory Diagram



Flow chart of write-back cache with write allocation(used for data cache)



Code Explanation


The code has thoroughly been explained by comments in the file `cache.v`

Output Explanation

```
(base) firoz@320-15ikb:~/Desktop/faltu/firoz/sem_6/Computer Arch../lab_7$ iverilog tb.v
(base) firoz@320-15ikb:~/Desktop/faltu/firoz/sem_6/Computer Arch../lab_7$ ./a.out
10 dc_is_read = 1   dc_read_address = 0000000000001001   dc_is_read_hit = 0   dc_data_out = 789a
30 dc_is_read = 0   dc_write_address = 0000000000001001   dc_is_write_hit = 1   dc_data_in = 0000
50 dc_is_read = 1   dc_read_address = 0100000000001001   dc_is_read_hit = 0   dc_data_out = xxxx
70 dc_is_read = 1   dc_read_address = 0000000000001001   dc_is_read_hit = 0   dc_data_out = 0000
-----
90 ic_read_address =0000000000010100   ic_is_read_hit = 0   ic_inst_out = abcd
110 ic_read_address =0000000000010100   ic_is_read_hit = 1   ic_inst_out = abcd
-----
130 dc_is_read = 1   dc_read_address = 0000000000000101   dc_is_read_hit = 0   dc_data_out = 89ab
    ic_read_address =0000000000011100   ic_is_read_hit = 0   ic_inst_out = 9abc
(base) firoz@320-15ikb:~/Desktop/faltu/firoz/sem_6/Computer Arch../lab_7$ ^C
```

1st input (data cache):

Read mode indicated by dc is_read=1, Read Address = 0x9 = 00_000000000001_001




Initially, the cache was empty, hence this is a compulsory miss. Therefore a read miss indicated by dc is read hit=0. The data present in the requested location is 789a.

[illegible]

2nd input (data cache):

Write mode indicated by dc_is_read=0, Write Address = 0x9 = 00_00000000001_001



Data to be written = 0x0000

This will be a write hit as the block is present in the cache indicated by `dc_is_write_hit = 1`.


This update will only be there in the cache and the dirty bit would be set, the update wouldn't be reflected in the main memory till the block is replaced in the cache.

[illegible]

No change as the block is not replaced yet


3rd input (data cache):

Read mode indicated by dc_is_read=1, Read Address = 0x4009 = 01_00000000001_001



As the block containing 0x4009 address is directly mapped to the same line as that of the block containing the address 0x9, but the tags are different hence it will be a read miss indicated by `is_read_hit = 0`. As the block in cache is dirty, it will be written into the main memory and then the new block will be loaded into the cache. The data present in the requested location is xxxx.


The diagram illustrates a memory layout. On the left, a vertical column of text represents memory content. The first line is "// 0x00000000". The second line is "0123456789abcdef0123456789abcdef". The third line is "f0123456789abcdef0123456789abcdef", where the "0000" is highlighted with a red box. A red arrow points from this box to the text "Data updated in main memory" on the right. The subsequent lines in the column are "ef0123456789abcdef0123456789abcd", "def0123456789abcdef0123456789abc", and then 15 lines of "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX".



The image shows a memory dump in a debugger. The first line is '// 0x00001000'. The second line is a long string of 'X's. A red box highlights a small portion of the second line, and a red arrow points from this box to the text 'Block No. 4097 Word No. 1'.

4th input (data cache):

Read mode indicated by dc_is_read=1, Read Address = 0x0009 = 00_000000000001_001




As the block containing 0x4009 address is directly mapped to the same line as that of the block containing the address 0x9, but the tags are different hence it will be a read miss indicated by `is_read_hit = 0`. The data present in the requested location is 0000.



5th input (instruction cache):

Read mode indicated by ic_is_read=1, Read Address = 0x0014 = 00_00000000010_100




Initially, the cache was empty, hence this is a compulsory miss. Therefore a read miss indicated by `ic_is_read_hit=0`. The data present in the requested location is `abcd`.

[illegible]

6th input (instruction cache):

Read mode indicated by ic_is_read=1, Read Address = 0x0014 = 00_00000000010_100



It will be a read hit as the block is already present in the cache indicated by `ic_read_hit = 1`. The data present in the requested location is `abcd`.


[illegible]

7th input (both data and instruction cache):

Here instruction and data access can occur in parallel without contention. This improves performance in pipelined processors because instruction and data accesses can occur in the same cycle in different stages of the pipeline.

For data cache:

Read mode indicated by dc_is_read=1, Read Address = 0x0005 = 00_000000000000_101




This will be a read miss indicated by `ic_read_hit=0` as the tag is not matched because this cache line is being accessed for the first time. The requested data will be fetched from main memory to cache. The requested data is 89ab.

[illegible]

For instruction cache:

Read mode indicated by ic_is_read=1, Read Address = 0x00c = 00_00000000011_100



This will be also a read miss indicated by `ic_read_hit=0` as the tag is not matched because this cache line is being accessed for the first time. The requested data will be fetched from main memory to cache. The requested data is 9abc.

[illegible]