

DATE	REVISION NUMBER	INITIALS	DESCRIPTION
19th May 2010	245-01994-010	SC	INITIAL REVISION
30th Nov 2010	245-01994-020	SC/JW	Changed formfactor 1. RF TX matching updated. 2. VDD12_BB VDD12_synth, PLL_USB isolated from VDD12_RF 3. Sw Inductor L1 current rating increased to 2.3A 4. 0.01uF cap decoupling on VDD12_INT, VDD33_SWREG 5. Biasref cap C64, Tp6, Tp7 removed 6. Removed attenuators for UART, SPI_MI_SO nets 7. Pull up on SPI_CS_L 10. VREF dividers R70,R77 1K 1% 11. LEDs rearranged per DIR format. 12. GPIOs remapped per alloc plan, I2S MCLK = GPIO14 I2S MICIN= GPIO16 31. R593 No Load, LED_LINK_4 opt connection to GPIO12 and GPIO22 14. Removed R92 15. Cap for CGND 16. RT8010 5V input and inductor rating of L60 =1.6A 17. Ext reg divider R311, R312 to have 1.23V 18. C160,161,171 - no LOAD
8th Dec 2010	245-01994-021	SC/JW	Made 40MHz xtal as No Load
28th Jan 2011	245-01994-022	SC	UART SOUT: Remove R21, load R18 = 0 ohm 1.2V EXT: R151 = No Load Increase Decap: C94,C116,C136,C143 = 22uF
25th Apr 2011	245-01994-030	sc	Changes: 1. Removed C354 2. Added 2nd order LPF, provision for notch on Tx 3. Added C539 4. Changed R162, R164 to 0201 5. Changed C36,C37,C40,C41 to 0201 6. Added R152 7. Changed SW1,SW2 to 167-00001-000
18th Jul 2011	245-01994-031	sc	Changes: 1. Removed C534 (Correcting -030 Rev history) 2. Changed Tx match to improve o/p power R280 - R283 = 1.5nH;C22,C26 = 2.0pF; C15,C17 = 1.8pF;C21 = 2r C19 = 1.8nH;C29,C64 = 0 ohm; C113, C31 = NL 3. Changed C356 to 0.1uF


AP123


2X2 802.11 b/g/n 2.4GHz ACCESS POINT AR9341 BASED 4 LAN + 1 WAN Fast Ethernet REFERENCE DESIGN


CONTRACT NO.	<u> </u>	PLALO	2		QUALCOMM ATHEROS				
DRAWN BY	DATE Jul 18 2011					SAN JOSE, CA 95110,	USA		
ENGINEER	Srikanth	TITI	.E						
PROJECT ENGINEER		Title P	age and Rev His	tory					
QUALITY ASSURANCE									
CONFIGURATION									
DESIGN ACTIVITY APPROVAL		C	CAGE Code <cage code<="" td=""><td></td><td>DWG NO 245-01994-031</td><td></td><td></td><td></td><td>REV <revcode></revcode></td></cage>		DWG NO 245-01994-031				REV <revcode></revcode>
DESIGN APPROVAL		SCALE	NONE	RELEASE D	ATE <date></date>		SHEET	 of	9























QUALCOMM ATHEROS CONFIDENTIAL

ATHEROS CONFIDENTIAL PRELIMINARY

	QUALDOWN		PRELIMINARY								
			QUALCOMM ATHEROS 1700 TECHNOLOGY DRIVE SAN JOSE, CA 95110				TITLE UART EJTAG USB 12S				
	DATE	18 Jul 2011		size <size></size>	REV <revcoo< th=""><th>lex\$HEET</th><th>5</th><th>OF</th><th>9</th><th>DWG NO</th><th>245-01994-031</th></revcoo<>	lex\$HEET	5	OF	9	DWG NO	245-01994-031

