
M6800 CLOCK GENERATOR

Intended to supply the non-overlapping $\phi 1$ and $\phi 2$ clock signals required by the microprocessor, this clock generator is compatible with 1.0, 1.5, and 2.0 MHz versions of the MC6800. Both the oscillator and high capacitance driver elements are included along with numerous other logic accessory functions for easy system expansion.


Schottky technology is employed for high speed and PNP-buffered inputs are employed for NMOS compatibility. A single +5 V power supply, and a crystal or RC network for frequency determination are required.


M6800 TWO-PHASE CLOCK GENERATOR/DRIVER

SCHOTTKY MONOLITHIC INTEGRATED CIRCUIT



L SUFFIX CERAMIC PACKAGE CASE 620





ORDERING INFORMATION					
Device	Temperature Range	Package			
MC6875L	0 to +70°C	Ceramic			
MC6875AL	-55 to +125°C	DIP			

MAXIMUM RATINGS (Unless otherwise noted TA = 25°C.)

Rating	Symbol	Value	Unit	
Power Supply Voltage	Vcc	+7.0	Vdc	
Input Voltage	٧ı	+5.5	Vdc	
Operating Ambient Temperature Range MC6875L MC6875AL	TA	0 to +70 -55 to +125	°C	
Storage Temperature Range	T _{stg}	-65 to +150	°c	
Operating Junction Temperature	TJ	175	°c	

NOTE:

NOTE:
Operation of the MC8875AL over the full military temperature range (to maximum T_A) will result in excessive operating junction temperature.

The use of a clip on 16 pin heat sink similar to AAVID Engineering, Inc., Model 5007 ($R_{\theta}CA=18^{\circ}C/W$) is recommended above $T_{A}\simeq95^{\circ}C$.

Contact AAVID Engineering, Inc. 30 Cook Court Laconia, New Hampshire 03246 Tel. (603) 524-4443

RECOMMENDED OPERATING CONDITIONS

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	+4.75 to +5.25	Vdc

ELECTRICAL CHARACTERISTICS

(Unless otherwise noted specifications apply over recommended power supply and temperature ranges. Typical values measured at V_{CC} = 5.0 V and T_A = 25°C.)

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage — High Logic State MPU φ1 and φ2 Outputs					V
	Vонм	V _{CC} - 0.6	_	1 _ {	-
$(V_{CC} = 4.75 \text{ V}, I_{OHM} = -200 \mu\text{A})$		1.00_0.0	_	V _{CC} + 1.0	
(V _{CC} = 5.25 V, I _{OHMK} = +5.0 mA) Bus φ2 Output	VOHMK	<u> </u>		1,00 1.0	V
(V _{CC} = 4.75 V, I _{OHB} = -10 mA)	Vонв	2.4	-	-	
(V _{CC} = 5.25 V, I _{OHBK} = +5.0 mA)	∨онвк	-	_	Vcc + 1.0	
4 x fo Output					٧
$(V_{CC} = 4.75 \text{ V, } V_{IH} = 2.0 \text{ V, } I_{OH4X} = -500 \mu\text{A})$	VOH4X	2.4	-		
2 x fo, DMA/Refresh Grant and Memory Clock Outputs	Voн	2.4		T - I	V
(V _{CC} = 4.75 V, l _{OH} = -500 μA)					
Reset Output	Vоня	2.4	-	-	٧
$(V_{CC} = 4.75 \text{ V}, V_{IH} = 3.3 \text{ V}, I_{OHR} = -100 \mu\text{A})$		1		1 [
Output Voltage — Low Logic State					
MPU φ1 and φ2 Outputs		1			V
$(V_{CC} = 4.75 \text{ V, } I_{OLM} = +200 \mu\text{A})$	VOLM	_	_	0.4	
(V _{CC} = 4.75 V, I _{OLMK} = -5.0 mA)	VOLMK	- 1	_	-1.0	
Bus ϕ 2 Output	- OZIMIK	 			V
(VCC = 4.75 V, 101 B = +48 mA)	VOLB			0.5	
(V _{CC} = 4.75 V, I _{OLBK} = -5.0 mA)	VOLBK	- 1		-1.0	
4 x fo Output	- OLBIC	1 1		1	V
(V _{CC} = 4.75 V, V _{IL} = 0.8 V, I _{OL4X} = 16 mA)	VOL4X	_	_	0.5	
2 x fo, DMA/Refresh Grant and Memory Clock Outputs	VOL	 		0.5	v
(V _{CC} = 4.75 V, I _{OL} = 16 mA)	"0"				
Reset Output	VOLR			0.5	V
$(V_{CC} = 4.75 \text{ V}, V_{1L} = 0.8 \text{ V}, I_{OLR} = 3.2 \text{ mA})$	"			1	
Input Voltage - High Logic State				1	V
Ext. In, Memory Ready and DMA/Refresh Request Inputs	Vін	2.0	-	-	
nput Voltage — Low Logic State					V
Ext. In, Memory Ready and DMA/Refresh Request Inputs	VIL	-	-	0.8	
nput Thresholds - Power-On Reset Input (See Figure 2)					V
Output Low to High	VILH	_	2.8	3.6	
Output High to Low	VIHL	0.8	1.4	_	
Input Clamp Voltage MC6875L	Vik	T - 1	_	-1.0	٧
(V _{CC} = 4.75 V, I _{IC} = -5.0 mA) MC6875AL	, . IK	_	_	-1.5	
Input Current — High Logic State		+			
Ext. In, Memory Ready and DMA/Refresh Request Inputs	1111		_	25	μА
	'IM	_		25	
(V _{CC} = 4.75 V, V _{IH} = 5.0 V)	15	_	_	50	μΑ
Power-On Reset	ักษณ์ โ	-		_ ~	
(V _{CC} = 5.0 V, V _{IHR} = 5.0 V)		1			
Input Current — Low Logic State				050	
Ext. In, Memory Ready and DMA/Refresh Request Inputs	l lir	-	_	-250	μΑ
$(V_{CC} = 5.25 \text{ V}, V_{1L} = 0.5 \text{ V})$					
Power-On Reset Input ¹	ILŘ	- 1	-	-250	μΑ
$(V_{CC} = 5.25 \text{ V}, V_{IL} = 0.5 \text{ V})$		I			

OPERATING DYNAMIC POWER SUPPLY CURRENT

Characteristic	Symbol	Min	Тур	Max	Unit
Power Supply Currents				ľ	
$(V_{CC} = 5.25 \text{ V}, f_{osc} = 8.0 \text{ MHz}, V_{IL} = 0 \text{ V}, V_{IH} = 3.0 \text{ V})$					
Normal Operation	ICCN	_	_	150	mA
(Memory Ready and DMA/Refresh Request Inputs at				1	
High Logic State)			i	1	
Memory Ready Stretch Operation	CCMB	-	-	135	mA
(Memory Ready Input at Low Logic State;				1	
DMA/Refresh Request Input at High Logic State)	L				
DMA/Refresh Request Stretch Operation	¹ CCDR	-	-	135	mA
(Memory Ready Input at High Logic State;					
DMA/Refresh Request Input at Low Logic State)	-		1		

SWITCHING CHARACTERISTICS (These specifications apply whether the Internal Oscillator (see Figure 9) or an External Oscillator is used (see Figure 10). Typical values measured at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$, fo = 1.0 MHz (see Figure 8).

Characteristic	Symbol	Min	Тур	Max	Unit
MPU φ1 AND φ2 CHARACTERISTICS					
Output Period (Figure 3)	t _o	500		_	ns
Pulse Width (Figure 3)	tpwm			1	ns
(fo = 1.0 MHz)		400	_	-	
(fo = 1.5 MHz)		230	_	-	
(fo = 2.0 MHz)		180	_		
Total Up Time (Figure 3)	tUPM				ns
(fo = 1.0 MHz)		900	_	-	1
(fo = 1.5 MHz)		600	i –	_	1
(fo = 2.0 MHz)		440		_	
Delay Time Referenced to Output Complement (Figure 3)					
Output High to Low State (Clock Overlap at 1.0 V)	t _{PLHM}	0	-	-	ns
Delay Times Referenced to 2 x fo (Figure 4 MPU φ2 only)					
Output Low to High Logic State	tPLHM2X	_	-	85	ns
Output High to Low Logic State	tPHLM2X	_	-	70	ns
Transition Times (Figure 3)					
Output Low to High Logic State	tTLHM	_	_	25	ns
Output High to Low Logic State	tTHLM		_	25	ns
BUS \$\phi_2\$ CHARACTERISTICS					
Pulse Width — Low Logic State (Figure 4)	tPWLB				ns
(fo = 1.0 MHz)	'	430	-	_	
(fo = 1.5 MHz)		280	_	_	
(fo = 2.0 MHz)		210	_	_	
Pulse Width — High Logic State	tPWHB			1	ns
(fo = 1.0 MHz)		450		_	
(fo = 1.5 MHz)		295	-	<u> </u>	1
(fo = 2.0 MHz)		235	-	-	1
Delay Times – (Referenced to MPU φ1) (Figure 4)					Ì
Output Low to High Logic State	tPLHBM1				ns
(fo = 1.0 MHz)		480	_	-	
(fo = 1.5 MHz)		320	-	-	
(fo = 2.0 MHz)		240	-	_	
Output High to Low Logic State	tPHLBM1				
$(C_L = 300 pF)$		_	_	25	
$(C_L = 100 pF)$		-	_	20	1
Delay Times (Referenced to MPU φ2) (Figure 4)					
Output Low to High Logic State	tPLHBM2	-30	_	+25	ns
Output High to Low Logic State	tPHLBM2	0		+40	ns
Transition Times (Figure 4)				1	
Output Low to High Logic State	tTLHB	-	_	20	ns
Output High to Low Logic State	† THLB	_	-	20	ns

SWITCHING CHARACTERISTICS (continued)

SWITCHING CHARACTERISTICS (continued)				r	
Characteristic	Symbol	Min	Тур	Max	Unit
MEMORY CLOCK CHARACTERISTICS					
Delay Times (Referenced to MPU φ2) (Figure 4)					
Output Low to High Logic State	tPLHCM	-50	-	+25	ns
Output High to Low Logic State	TPHLCM	0		+40	ns
Delay Times (Referenced to 2 x fo) (Figure 4)			l		
Output Low to High Logic State	†PLHC2X		_	65 85	ns ns
Output High to Low Logic State	†PHLC2X			85	ns
Transition Times (Figure 4)			1	ا	
Output Low to High State	TLHC	-	_	25 25	ns ns
Output High to Low State	tTHLC				
2 x fo CHARACTERISTICS					
Delay Times (Referenced to 4 x fo) (Figure 4)	1		Ţ		
Output Low to High Logic State	tPLH2X	-	_	50	ns
Output High to Low Logic State	tPHL2X			65	ns
Delay Time (Referenced to MPU ϕ 1) (Figure 4)				1	
Output High to Low Logic State	tPHL2XM1		1		ns
(fo = 1.0 MHz)		365	-	-	
(fo = 1.5 MHz)		220			
Transition Times (Figure 4)				25	ns
Output Low to High Logic State	tTLH2X	_		25	ns
Output High to Low Logic State	tTHL2X				1
4 x fo CHARACTERISTICS				r	r
Delay Times (Referenced to Ext. In) (Figure 4)			ļ	50	ns
Output Low to High Logic State	^t PLH4X	-		30	ns
Output High to Low Logic State	tPHL4X		ļ	30	113
Transition Time (Figure 4)				25	ns
Output Low to High Logic State	tTLH4X	_	_	25	ns
Output High to Low Logic State	tTHL4X		1	1 23	L. "
MEMORY READY CHARACTERISTICS				т	
Set-Up Times (Figure 5)			1		
Low Input Logic State	t SMRL	55 75	_	_	ns ns
High Input Logic State	tsmrh	- /5			113
Hold Time (Figure 5)		4.0			
Low Input Logic State	tHMRL	10			ns
DMA/REFRESH REQUEST CHARACTERISTICS					
Set-Up Times (Figure 6)					
Low Input Logic State	tsdrl	65	_	_	ns ns
High Input Logic State	tsDRH	75	- -	ļ -	115
Hold Time (Figure 6)		10	_		ns
Low Input Logic State	tHDRL	10			113
DMA/REFRESH GRANT CHARACTERISTICS					τ
Delay Time Referenced to Memory Clock (Figure 6)					1
Output Low to High Logic State	^t PLHG	-15 as	-	+25	ns
Output High to Low Logic State	^t PHLG	-25	_	+15	ns
Transition Times (Figure 6)				مد ا	ļ
Output Low to High Logic State	^t TLHG	_	_	25 25	ns ns
Output High to Low Logic State	tTHLG		1		115
RESET CHARACTERISTICS		r	Т	1	T
Delay Time Referenced to Power-On Reset (Figure 7)				1	1
Output Low to High Logic State	t₽LH <u>R</u>	-	-	1000 250	ns
Output High to Low Logic State	t _{PHLR}	<u> </u>	 -	1 250	ns
Transition Times (Figure 7)	. =		_	100	ns
Output Low to High Logic State	tTLHR	[1 -	50	ns
Output High to Low Logic State	tTHLR				13

DESCRIPTION OF PIN FUNCTIONS


• 4 x f _o	 A free running oscillator at four times the MPU clock rate useful for a system sync signal. 		An output nominally in phase with MPU ø2 having MCBT26A type drive capability.
• 2 x f ₀	 A free running oscillator at two times the MPU clock rate. 		n output nominally in phase with MPU \$2 which free runs
DMA/REF REQ.	 An asynchronous input used to freeze the MPU clocks in the φ1 high, φ2 low state for dynamic memory refresh or cycle steal DMA (Direct Memory Access). 	• POWER-ON RESET— A	uring a refresh request cycle. Schmitt trigger input which controls Reset. A capacitor or ground is required to set the desired time constant. Inter-
• REF GRANT	 A synchronous output used to synchronize the refresh or DMA operation to the MPU. 	f	al 50 k resistor to V _{CC} . See General Design Suggestions or Manual Reset Operation.
MEMORY READY		• RESET — A	in output to the MPU and I/O devices.
- MEMORI NEAD	the ϕ 1 low, ϕ 2 high state for slow memory interface.	• X1. X2 — P	rovision to attach a series resonant crystal or RC network.


• EXT IN

— Capable of driving the $\phi1$ and $\phi2$ inputs on two MC6800s.

• MPU φ1 MPU φ2 Allows driving by an external TTL signal to synchronous the MPU to an external system.

FIGURE 1 - BLOCK DIAGRAM









FIGURE 4 — TIMING DIAGRAM FOR NON-STRETCHED OPERATION (Memory Ready and DMA/Refresh Request held high continuously) Ext. In Input Voitage: 0 V to 3.0 V, f = 8.0 MHz, Duty Cycle = 50%, tŢLHEX = TTHLEX = 5.0 ns



Memory Clock

DMA/Refresh Grant

(Low)

MC6875, MC6875A

FIGURE 5 – TIMING DIAGRAM FOR MEMORY READY STRETCH OPERATION
(Minimum Stretch Shown)




FIGURE 6 - TIMING DIAGRAM FOR DMA/REFRESH REQUEST STRETCH OPERATION
(Minimum Stretch Shown)

Input Voltage: 3.0 to 0 V, tTHLDR = tTLHDR = 5.0 ns




FIGURE 7 - POWER ON RESET

Input Voltage: 0 to 5.0 V, f = 100 kHz - Pulse Width = 1.0 μ s, t_{TLH} = t_{THL} = 25 ns





FIGURE 8 - LOAD CIRCUITS



APPLICATIONS INFORMATION




FIGURE 10 - TYPICAL RC FREQUENCY versus TEMPERATURE




FIGURE 11 - TYPICAL FREQUENCY versus RESISTANCE FOR C VARIABLE 200 NOTE: RC Operation not recommended above 4 × f₀ = 2.0 MHz 100 80 C, CAPACITANCE (pF) V_{CC} = 5.0 V TA = 25°C 20 0.5 3 k 5 k 4 l 6 8 9 10 5 4 × to, FREQUENCY (MHz)

GENERAL

The MC6875 Clock Generator/Driver should be located on the same board and within two inches of the MC6800 MPU. Series damping resistors of 10-30 ohms may be utilized between the MC6875 and the MC6800 on the $\phi1$ and $\phi2$ clocks to suppress overshoot and reflections.

The VCC pin (pin 16) of the MC6875 should be bypassed to the ground pin (pin 8) at the package with a 0.1 μ F capacitor. Because of the high peak currents associated with driving highly capacitive loads, an adequately large ground strip to pin 8 should be used on the MC6875. Grounds should be carefully routed to minimize coupling of noise to the sensitive oscillator inputs. Unnecessary grounds or ground planes should be avoided near pin 2 or the frequency determining components. These components should be located as near as possible to the respective pins of the MC6875. Stray capacitance near pin 2 or the crystal, can affect the frequency. The can of the crystal should not be grounded. The ground side of the crystal or the C of the R-C oscillator should be connected as directly as possible to pin 8.

Unused inputs should be connected to VCC or ground.

Memory Ready, DMA/Refresh Request and Power-On Reset should be connected to VCC when not used.

The External Input should be connected to ground when not used.

OSCILLATOR

A tank circuit tuned to the desired crystal frequency connected between terminals X_1 and X_2 as shown in Figure 12, is recommended to prevent the oscillator from starting at other than the desired frequency. The $1k\Omega$ resistor reduces the Ω sufficiently to maintain stable crystal control. Crystal manufacturers may recommend a capacitance (CL) to be used in series with the crystal for optimum performance at series resonance.

See Figures 9 and 10 for typical oscillator temperature and V_{CC} supply dependence for R-C operation.

FIGURE 12 - OSCILLATOR-CRYSTAL OPERATION





TABLE 1 - OSCILLATOR COMPONENTS

TANK CIRCUIT PARAMETERS		CR		XIMATE ARAMET	ERS	CTS KNIGHTS 400 REIMANN AVE. SANDWICH, IL	McCOY ELECT. CO. WATTS & CHESTNUTS STS. MT. HOLLY SPRING, PA	TYCO CRYSTAL PRODUCTS 3940 W. MONTECITO PHOENIX, AZ	
L _T μΗ	C _T pF	R _S Ohms	Co pF	C ₁	fo MHz	60548 (815) 786-8411	17065 (717) 486-3411	85019 (602) 272-7945	
10	150	15-75	3-6	12	4.0	MP-04A * 390 pF	113-31	150-3260	
4.7	82	8-45	4-7	23	8.0	MP-080 * 47 pF	113-32	150-3270	

FIGURE 13

Inductors may be obtained from: Collegaft, Cary, IL 60013 (312) 639-2361



To precisely time a crystal to desired frequency, a variable trimmer capacitor in the range of 7 to 40 pF would typically be used. Note it is not a recommended practice to tune the crystal with a parallel load capacitance.

The table above shows typical values for C_T and L_T , typical crystal characteristics, and manufacturers' part numbers for 4.0 and 8.0 megahertz operation.

The MC6875 will function as an R-C oscillator when connected as shown in Figure 13. The desired output frequency (M ϕ 1) is approximately:

Formula
$$4 \times \text{fo} \approx \frac{320}{\text{C (R+ .27)} + 23}$$

C in picofarads R in K ohms

(See Figure 11) 4 x fo in Megahertz

It would be desirable to select a capacitor greater than 15 pF to minimize the effects of stray capacitance. It is also desirable to keep the resistor in the 1 to 5 k Ω range. There is a nominal 270 Ω resistor internally at X1 which is in series with the external R. By keeping the external R as large as possible, the effects due to process variations of the internal resistor on the frequency will be reduced. There will, however, still be some variation in frequency in a production lot both from the resistance variations, external and internal, and process variations of the input switching thresholds. Therefore, in a production system, it is recommended a potentiometer be placed in series with a fixed R between X1 and X2.

POWER-ON RESET

As the power to the MC6875 comes up, the Reset Output will be in a high impedance state and will not give

a solid VOL output level until VCC has reached 3.5 to 4.0 V. During this time transients may appear on the clock outputs as the oscillator begins to start. This happens at approximately VCC = 3 V. At some VCC level above that, where Reset Output goes low, all the clock outputs will begin functioning normally. This phenomenon of the start-up sequence should not cause any problems except possibly in systems with battery back-up memory. The transients on the clock lines during the time the Reset Output is high impedance could initiate the system in some unknown mode and possibly write into the backup memory system. Therefore in battery backup systems, more elaborate reset circuitry will be required.

Please note that the Power-On Reset input pin of the MC6875 is not suitable for use with a manual MPU reset switch if the DMA/Ref Req or Memory Ready inputs are going to be used. The power on reset circuitry is used to initialize the internal control logic and whenever the input is switched low, the MC6875 is irresponsive to the DMA/Ref Req or Memory Ready inputs. This may result in the loss of dynamic memory and/or possibly a byte of slow static memory. The circuit of Figure 14 is recommended for applications which do not utilize the DMA/Ref Req or Memory Ready inputs. The circuit of Figure 15 is recommended for those applications that do.

FIGURE 14 — MANUAL RESET FOR APPLICATIONS NOT USING DMA/REFRESH REQUEST OR MEMORY READY INPUTS




FIGURE 15 – MANUAL RESET FOR SYSTEMS USING DYNAMIC RAM OR SLOW STATIC RAM IN CONJUNCTION WITH MEMORY READY OR DMA/REFRESH REQUEST INPUTS

