

Royal Digital I Calculator

Contents	
Section	Page
Title & Contents (this page)	1
Notes, Signal Names & Logic Design	2
Block Diagram	3
State Diagram	4
Multiplication State Sequence Example	5
Division State Sequence Example	6
Timing Diagram	7
Timing	8
Keyboard	9
Control State Machine	10
Control Counters	11
Control Flags	12
Registers & Arithmetic	13
Display	14
Power Supply	15
IC & Module Pinouts	16
IC Functional Equivalents	17
Connectors & Board Layout	18



Royal Digital I Calculator

Section: Title and Contents

Page: 1 Rendition: 2021 Feb 16

This schematic has been derived through
reverse engineering.
This is not the manufacturer's schematic,
nor based on the manufacturer's schematic.

Notes

- The symbol  denotes a physical connector pin, where *c*=connector and *p*=pin. Solid black end is the male side of the connector. White end is the female side of the connector.
- The symbol  without an additional label denotes VDD (–24V).
- Capacitance in microfarads unless otherwise indicated.
- These drawings based on unit with Serial No. 1G54100.
- See also the Royal Digital I Theory of Operation document. (madrona.ca/e/eec)

Log

- 2020 Mar: Initial drawing / bhilpert.
- 2020 Oct: State sequences replaced with simulator output / bh.
- 2021 Jan: Minor syntax corrections / bh.

Signal Names

Section	Signal	Description
Timing	OC	Master clock, data capture phase.
	OT	Master clock, toggle outputs phase.
	OB1,2,4,8	Bit timing.
	OD...	Digit timing (4 bits constitutes a digit).
	OEON	Capture pulse at the end of number cycle.
Keyboard	KNUM	0::9 numeral key bit stream.
	KPN	Process a numeral key (state-synchronised latch).
	KPD	Process the decimal point key.
	KPO	Process an operation key.
	KC, KCE	Clear keys.
Control	STn	Primary states of the control state machine.
	OPAS	Add/Subtract operation to be performed.
	OPMD	Multiply/divide operation to be performed.
	OPAM	Add/Multiply.
	OPSD	Subtract/Divide.
	OPM	Multiply operation.
	OPD	Divide operation.
	NEG	Negative number flag.
	DFLG	Temporary flag.
	ERR	Latched error or overflow state.
Registers	RX	X register bitstream.
	RY	Y register bitstream.
	N1,2,4,8	BCD numerals on their way to the display.
	R<0	Result Less Than Zero. Flag holding a carry/borrow indication from the arithmetic unit.
Counters	PLT	Primary Loop Tracker.
	DPC	Decimal Point Counter.
	DPC=N	DPC is Null – the shift register is empty.
	DPC<SP	DPC is less than the DP switch setting.
	DP	Signal to the display to turn on the decimal point at the appropriate time.

- A “~” in a signal name indicates the logical NOT operation.
- The character “•” in a signal name indicates the logical AND operation.
- The character “+” in a signal name indicates the logical OR operation.

Logic Presentation


Gate symbols and signal names are presented in accordance with:
 logic 1 = GND
 logic 0 = V–24

The design uses primarily negative logic in the control portion and positive logic for data and registers.

Logic Implementation

The logic is implemented with a combination of early SSI and MSI MOS integrated circuits from the JMOS family, and discrete DTL. Most gates are constructed from discrete diodes and resistors. Inverters, active gates, flip-flops and more complex logic elements are contained in the integrated circuits. The active elements are open-drain outputs, closing to GND (logic 1), requiring external pull-down resistors to –24V (logic 0).

The internal construction of discrete gates is shown in the following diagrams. A wire–OR or wire–AND construction is indicated by the input line traversing the width of the gate. The design is heavily optimised for component reduction with many gates having one input formed from the pull-up/down load resistor, rather than a diode and fixed-supply resistor.



The diodes may be individual components or contained in 4-diode TSxxx modules. Gate inputs are identified either by a pin number in the case of a diode in a module, the ID of the discrete diode forming the input, or the R value in the case of a resistor.

For gates with fixed-supply load resistors (*R*), to reduce clutter, the resistors are indicated in the schematic by one of the following letters (*r*) in a box by the output.

Symbol (<i>r</i>)	Resistance (<i>R</i>)	Symbol (<i>r</i>)	Resistance (<i>R</i>)
3	30K to VDD	a	100K to GND
5	50K to VDD	b	200K to GND
1	100K to VDD	c	10K to GND


Clocking Scheme

The flip-flops in the JMOS logic family are a form of Master/Slave D-type flip-flop with the clocks for the master and slave sections kept separate. This permits a system design where data capture is done in accordance with the requirements of the logic while outputs are changed synchronously by a single clock signal.


OC = Capture Input (master section clock)
 OT = Transition Input (slave section clock)

The state of the D input is captured when OC is logic 0 (–24V). The Q output is set in accordance with the captured state when OT goes to logic 0.

Royal Digital I Calculator



Royal Digital I Calculator



Royal Digital I Calculator

Multiply 12×4.3 with DP Switch=3 $\Rightarrow 51.600$

[illegible]

- The state sequence examples were first derived from imagining the logic operation, then from a logic simulation, not from observation of the electronics.

- ST column: '*' indicates the state loops indefinitely until a key press/release.

- PLT, DPC columns: '.'=0

- Register columns: digit state at the end of the number cycle.


- N columns: the 4-bits of the N register where it is included in the bitstream of the associated X or Y register.

Section: Multiplication State Sequence Example
Page: 5 Rendition: 2021 Feb 16

Divide $12 \div 5$ with DP Switch=4 $\Rightarrow 2.4000$

continue -->



Royal Digital I Calculator




Royal Digital I Calculator

Section: Timing Diagram
Page: 7

Rendition: 2021 Feb 16




Royal Digital I Calculator




Royal Digital I Calculator


Section: Keyboard
Page: 9

Rendition: 2021 Feb 16





Royal Digital I Calculator




Royal Digital I Calculator




Section: Control Flags
Page: 12

Rendition: 2021 Feb 16

Section: Registers & Arithmetic
Page: 13 Rendition: 2021 Feb 16















Royal Digital I Calculator




Royal Digital I Calculator

Section: Power Supply
Page: 15

Rendition: 2021 Feb 16



Royal Digital I Calculator




M58221
Serial BCD Arithmetic Unit

Performs BCD addition and subtraction on a serial bit-stream.

M5811
5-Bit State Register

States are active-low.


RQ: State request. With external clock-inhibition circuitry controlled by RQOUT, if no D inputs are requesting a state, the current state will loop. The loop exits when a D input goes low.



M5812
6-Bit Ring Counter Shift Register

AC: All Clear. Used to form a ring counter with one or more of these ICs.

Behavior of pin 6 output not accounted for: transitions occur at inter-phase resolution.




• These diagrams present a functional-equivalent internal structure for the ICs, as inferred from reasoning and observation of behavior.

Royal Digital I Calculator

NK			
K0	1	A	V-N
K1	2	B	V-D
K2	3	C	FIL2
K3	4	D	FIL1
K4	5	E	K+
K5	6	F	KCOM
K6	7	H	DPCOM
K7	8	J	DP0
K8	9	K	DP2
K9	10	L	DP3
KP	11	M	DP4
K-	12	N	KCE~
K-	13	P	KC~
K*	14	R	GND
K÷	15	S	V-L

component side: NK.1
solder side: NK.A

NK.15
NK.S



Diodes on the main board are enumerated D1::D161, with the following exceptions and additions:

D9: jumper
D24: jumper
AD27: not installed
AD28: not installed
AD61: not installed

BD164
BD165
CD166
CD167
CD168
BD170

D171
D196
D197

Diode and module IDs are sequenced top-down in columns, then left to right, for the board orientation shown, with the exceptions noted in the board diagram.

Royal Digital I Calculator

Section: Connectors & Board Layout
Page: 18
Rendition: 2021 Feb 16

ND	
31	V-N
30	V-D
29	FIL2
28	FIL1
27	ØD4~
26	ØB8~
25	ØB8
24	ØB4~
23	ØB1~
22	ØD11+12~
21	ØB1
20	ØD12
19	ØD11~
18	ØC
17	ØB2~
16	ØT

15	N1
14	ØD12~
13	GND
12	ØD10~
11	ØD3~
10	ØD2~
9	ØD0~
8	ERR~
7	ØD0
6	DP~
5	NEG~
4	N4
3	N8
2	N2
1	V-L

