Contents	
Section	Page
Title & Contents (this page)	1
Notes, Signal Names & Logic Design	2
Block Diagram	3
State Diagram	4
Multiplication State Sequence Example	5
Division State Sequence Example	6
Timing Diagram	7
Timing	8
Keyboard	9
Control State Machine	10
Control Counters	11
Control Flags	12
Registers & Arithmetic	13
Display	14
Power Supply	15
IC & Module Pinouts	16
IC Functional Equivalents	17
Connectors & Board Lavout	18

# Royal Digital I Calculator

Section: Title and Contents Page: 1 Rendition: 2021 Feb 16

### Notes

- The symbol denotes a physical connector pin, where c=connector and p=pin. Solid black end is the male side of the connector. White end is the female side of the connector.
- · Capacitance in microfarads unless otherwise indicated.
- · These drawings based on unit with Serial No. 1G54100.
- · See also the Royal Digital I Theory of Operation document. (madrona.ca/e/eec)

### Log

2020 Mar: Initial drawing / bhilpert.

• 2020 Oct: State sequences replaced with simulator output / bh.

• 2021 Jan: Minor syntax corrections / bh.

### Signal Names

<u>Section</u> Timing	<u>Signal</u> ØC  ØT  ØB1,2,4,8  ØD  ØEON	Description  Master clock, data capture phase.  Master clock, toggle outputs phase.  Bit timing.  Digit timing (4 bits constitutes a digit).  Capture pulse at the end of number cycle.
Keyboard	KNUM KPN KPD KPO KC, KCE	0::9 numeral key bit stream. Process a numeral key (state-synchronised latch). Process the decimal point key. Process an operation key. Clear keys.
Control	STN OPAS OPMD OPAM OPSD OPM OPD NEG DFLG ERR	Primary states of the control state machine. Add/Subtract operation to be performed. Multiply/divide operation to be performed. Add/Multiply. Subract/Divide. Multiply operation. Divide operation. Divide operation. Negative number flag. Temporary flag. Latched error or overflow state.
Registers	RX RY N1,2,4,8 R<0	X register bitstream. Y register bitstream. BCD numerals on their way to the display. Result Less Than Zero. Flag holding a carry/borrow indication from the arithmetic unit.
Counters	PLT DPC DPC=N DPC <sp DP</sp 	Primary Loop Tracker. Decimal Point Counter. DPC is Null – the shift register is empty. DPC is less than the DP switch setting. Signal to the display to turn on the decimal point at the appropriate time.

- A "~" in a signal name indicates the logical NOT operation.
- The character "•" in a signal name indicates the logical AND operation.
- The character "+" in a signal name indicates the logical OR operation.

## Royal Digital I Calculator

Section: Notes, Signal Names & Logic Design Page: 2 Rendition: 2021 Feb 16

### Logic Presentation

Gate symbols and signal names are presented in accordance with:

logic 1 = GND


logic 0 = V-24

The design uses primarily negative logic in the control portion and positive logic for data and registers.

### Logic Implementation

The logic is implemented with a combination of early SSI and MSI MOS integrated circuits from the JMOS family, and discrete DTL. Most gates are constructed from discrete diodes and resistors. Inverters, active gates, flip-flops and more complex logic elements are contained in the integrated circuits. The active elements are open-drain outputs, closing to GND (logic 1), requiring external pull-down resistors to –24V (logic 0).

The internal construction of discrete gates is shown in the following diagrams. A wire–OR or wire–AND construction is indicated by the input line traversing the width of the gate. The design is heavily optimised for component reduction with many gates having one input formed from the pull-up/down load resistor, rather than a diode and fixed-supply resistor.



The diodes may be individual components or contained in 4-diode TSxxx modules. Gate inputs are identified either by a pin number in the case of a diode in a module, the ID of the discrete diode forming the input, or the R value in the case of a resistor.

For gates with fixed-supply load resistors (*R*), to reduce clutter, the resistors are indicated in the schematic by one of the following letters (*r*) in a box by the output.

Symbol (r)	Resistance (R)	Symbol (r)	Resistance (R)
3	30K to VDD	а	100K to GND
5	50K to VDD	b	200K to GND
1	100K to VDD	С	10K to GND


### Clocking Scheme


The flip-flops in the JMOS logic family are a form of Master/Slave D-type flip-flop with the clocks for the master and slave sections kept separate. This permits a system design where data capture is done in accordance with the requirements of the logic while outputs are changed synchronously by a single clock signal.

ØC = Capture Input (master section clock)

ØT = Transition Input (slave section clock)

The state of the D input is captured when ØC is logic 0 (-24V). The Q output is set in accordance with the captured state when ØT goes to logic 0.





Section: State Diagram

Page: 4 Rendition: 2021 Feb 16

### Multiplication State-Sequence Example

Multiply 12\*4.3 with DPSwitch=3 => 51.600

ERR ST OPss	PLT	DPC	NEG X N	Υ	N	ERR ST	0Pss	PLT	DPC	NEG X N	Y N
	109876543210	543210	109876534210	109876543210				109876543210	543210	109876534210	109876543210
KEYPRESS: C						KEYPRES	S: +				
0* AS/AM	111111111111							11111111111.	1.	12	43 0
KEYPRESS: 1						4	MD/AM	11111111111.	1.	12	43 0
1 AS/AM	111111111111				0	5	MD/AM	1111111111.1	1.	12 0	43
2 AS/AM	11111111111.			1	0	7	MD/AM	1111111111.1	1.	12 0	43
3 AS/AM	11111111111.				0	5	MD/AM	111111111.11	1.	12 0	43
3 AS/AM	11111111111.				0	7	MD/AM	111111111.11	1.	12 0	43
1* AS/AM	11111111111.			1	0	5	MD/AM	11111111.111	1.	12 0	43
KEYPRESS: 2						7	MD/AM	11111111.111	1.	12 0	
2 AS/AM	11111111111.				0	5	MD/AM	1111111.1111	1.	12 0	
3 AS/AM	11111111111.			12	0	7	MD/AM	1111111.1111	1.	12 0	43
3 AS/AM	11111111111.			12	0	5	MD/AM	111111.11111	1.	12 0	43
1* AS/AM	11111111111.			12	0	7	MD/AM	111111.11111	1.	12 0	43
KEYPRESS: *						5	MD/AM	11111.111111	1.	.12 0	43
1 AS/AM	11111111111.	1		12	0	7	MD/AM	11111.111111	1.	.12 0	43
2 AS/AM	11111111111.	1.		12.	0	5	MD/AM	1111.1111111	1.	12 0	43
2 AS/AM	11111111111.	1		12	0	7	MD/AM	1111.1111111	1.	12 0	43
2 AS/AM	11111111111.	1		12	0	5	MD/AM	111.11111111	1.	2 1	43
2 AS/AM	11111111111.	1		12	0	6	MD/AM	111.11111111	1.	243 0	43
6 AS/AM	11111111111.	1	12 0	12	0	7	MD/AM	111.11111111	1.	243 0	43
0* MD/AM	11111111111.		12 0			5	MD/AM	11.111111111	1.	43. 2	43
KEYPRESS: 4						6	MD/AM	11.111111111	1.	473 1	43
1 MD/AM	111111111111		12		0	6	MD/AM	11.111111111	1.	516 0	43
2 MD/AM	11111111111.		12	4	0	7	MD/AM	11.111111111	1.	516 0	43
3 MD/AM	11111111111.		12	4	0	5	MD/AM	1.1111111111	1.	516. 0	43
3 MD/AM	11111111111.		12	4	0	7	MD/AM	1.1111111111	1.	516. 0	43
1* MD/AM	11111111111.		12	4	0	5	MD/AM	.11111111111	1.	516 0	43
KEYPRESS: .						7	MD/AM	.11111111111	1.	516 0	43
1* MD/AM	11111111111.	1	12	4	0	5	MD/AM	11111111111.	1.	516 0	43
KEYPRESS: 3						7	MD/AM	11111111111.	1.	516 0	43
1 MD/AM	11111111111.	1	12	4	0	9	MD/AM	11111111111.	1.	516	43 0
2 MD/AM	11111111111.	1.	12	43	0	9	MD/AM	11111111111.		516	43 0
3 MD/AM	11111111111.	1.	12	43	0	0*	AS/AM	11111111111.		516 0	
3 MD/AM	11111111111.	1.	12	43	0						
1* MD/AM	11111111111.	1.	12	43	0						

continue -->

# Royal Digital I Calculator

Section: Multiplication State Sequence Example Page: 5 Rendition: 2021 Feb 16

- The state sequence examples were first derived from imagining the logic operation, then from a logic simulation, not from observation of the electronics.
- ST column: '\*' indicates the state loops indefinitely until a key press/release.
- PLT, DPC columns: '.'=0
- Register columns: digit state at the end of the number cycle.
- N columns: the 4-bits of the N register where it is included in the bitstream of the associated X or Y register.

### Division State-Sequence Example

Divide 12÷5 with DPSwitch=4 => 2.4000


ERR ST	0Pss	PLT	DPC	NEG X	N	Y	N
		109876543210	543210	109876534210		109876543210	
<b>KEYPRES</b>	S: C						
0*	AS/AM	111111111111			0		
<b>KEYPRES</b>	S: 1						
1	AS/AM	111111111111					0
2	AS/AM	11111111111.				1	0
-	AS/AM	11111111111.				1	
3	AS/AM	11111111111.				1	
_	AS/AM	11111111111.				1	0
KEYPRES							
2	AS/AM	11111111111.					
3	AS/AM	111111111111.				12	
_	AS/AM	111111111111.				12	
1*	AS/AM	111111111111.				12	0
KEYPRES							
1	AS/AM	11111111111.	1			12	
2	AS/AM	11111111111.	1.			12.	
2	AS/AM	111111111111.	1			12	
2	AS/AM	11111111111.	1			12	
2	AS/AM	111111111111.	.1			12	
2	AS/AM	111111111111.	.1			12	
6	AS/AM	111111111111.	.1	12		12	0
0*		111111111111.		12	0		
KEYPRES							
1	MD/SD	111111111111		12			
2	MD/SD	11111111111.				5	-
3	MD/SD	111111111111.				5	
3	MD/SD	111111111111.				5	
1*	MD/SD	11111111111.		12		5	0

continue -->


# Royal Digital I Calculator


Section: Division State Sequence Example Page: 6 Rendition: 2021 Feb 16

ERR ST	0Pss	PLT	DPC	NEG	Х	N	Υ	N
		109876543210	543210		109876534210		109876543210	
KEYPRES	S: +							
1	MD/SD	11111111111.	1		12		5	0
4	MD/SD	.11111111111	1		12		5.	
4	MD/SD	1111111111	1		12		5	0
4	MD/SD	111111111	1		12		5	0
4	MD/SD	11111111	1		12		5	0
4	MD/SD	11111111	1		12		5	0
4	MD/SD	111111	1		12		5	0
4	MD/SD	11111	1		12		5	0
4	MD/SD		1		12		5	0
4	MD/SD		1		12		5	0
4	MD/SD		1		12		.5	0
6	MD/SD	1.	1		9512	0	.5	
7	MD/SD	1.			12	0	.5	
5	MD/SD				12	0	.5	
6	MD/SD				9512	0	.5	
7	MD/SD				12	0	.5	
5	MD/SD	1			12	0	.5	
6	MD/SD	1			9512	0	.5	
7	MD/SD	1			12	0	.5	
5	MD/SD	1			12	0	.5	
6	MD/SD	1			95.12	0	.5	
7	MD/SD	1			12	0	.5	
5	MD/SD	1			12	0	.5	
6	MD/SD	1			9512	0	.5	
7	MD/SD	1			12	0	.5	
5	MD/SD	1			.12	0	.5	
6	MD/SD	1			962	0	.5	
7	MD/SD	1			.12	0	.5	
5	MD/SD	1			12	0	.5	
6	MD/SD	1			.7	1	.5	
6	MD/SD	1			.2	2	.5	
6	MD/SD	1			97	2	.5	
7	MD/SD	1			.2	2	.5	
5	MD/SD	1			22	0	.5	
6	MD/SD	1			152	1	.5	
6	MD/SD	1			12	2	.5	
6	MD/SD	1			.52	3	.5	
6	MD/SD	1			2	4	.5	
6	MD/SD	1			952	4	.5	
7	MD/SD	1			2	4	.5	
5	MD/SD	1			24	0	.5	
6	MD/SD	1			9524	0	.5	
7	MD/SD	1			24	0	.5	
5	MD/SD	.1			24.	0	.5	
6	MD/SD	.1			9524.	0	.5	
7	MD/SD	.1			24.	0	.5	
5	MD/SD	1			24	0	.5	
6	MD/SD	1			9524	0	.5	
7	MD/SD	1			24	0	.5	
5	MD/SD	1			24	0	.5	
9	MD/SD	1			24		.5	0
0*	AS/AM	111111111111			24	0		




Section: Timing Diagram Page: 7 Rendition: 2021 Feb 16








Section: Timing

Page: 8 Rendition: 2021 Feb 16












Section: Control Counters

Page: 11 Rendition: 2021 Feb 16






Section: Registers & Arithmetic Page: 13 Rend Rendition: 2021 Feb 16




Section: Display Page: 14

Rendition: 2021 Feb 16









Section: Power Supply

Page: 15 Rendition: 2021 Feb 16



Section: IC & Module Pinouts

Page: 16 Rendition: 2021 Feb 16




M58221 Serial BCD Arithmetic Unit

Performs BCD addition and subtraction on a serial bit-stream.

### M5811 5-Bit State Register

States are active-low.


RQ: State request. With external clockinhibition circuitry controlled by RQOUT, if no D inputs are requesting a state, the current state will loop. The loop exits when a D input goes low.



### M5812 6-Bit Ring Counter Shift Register

AC: All Clear. Used to form a ring counter with one or more of these ICs.

Behavior of pin 6 output not accounted for: transitions occur at inter-phase resolution.




• These diagrams present a functional-equivalent internal structure for the ICs, as inferred from reasoning and observation of behavior.

## Royal Digital I Calculator

Section: IC Functional Equivalents

Page: 17 Rendition: 2021 Feb 16



Diodes on the main board are enumerated D1::D161, with the following exceptions and additions:

> D9: jumper D24: jumper AD27: not installed AD28: not installed AD61: not installed

BD164 BD165 CD166 CD167 CD168 BD170


D171 D196 D197

Diode and module IDs are sequenced top-down in columns, then left to right, for the board orientation shown, with the exceptions noted in the board diagram.

# Royal Digital I Calculator

Section: Connectors & Board Layout

Rendition: 2021 Feb 16 Page: 18



ı	ND	
	31	V–N
	30	V–D
	29	FIL2
	28	FIL1
	27	ØD4~
	26	ØB8~
	25	ØB8
	24	ØB4~
	23	ØB1~
	22	ØD11+12~
	21	ØB1
	20	ØD12
	19	ØD11~
	18	ØC
	17	ØB2~
	16	ØT

15	N1
14	ØD12~
13	GND
12	ØD10~
11	ØD3~
10	ØD2~
9	ØD0~
8	ERR~
7	ØD0
6	DP~
5	NEG~
4	N4
3	N8
2	N2
1	V-L