
Course Title:		Electronic Circuits I	
Course Title:		ELE404	
Semester/Year:		04/W2024	
Instructor:			
TA:			
Section:			
Assignment/Lab Number:		Final Project	
Assignment/Lab Title:		3-Stage Amplifier using NPN BJT	
Submission Date:		April 7, 2024	
Due Date:		April 7, 2024	
		!	
Student Name	Stud	ent ID	Signature*

^{*}By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: http://www.ryerson.ca/senate/current/pol60.pdf

Table Of Contents:

1. Introduction	3
2. Designing & Analysis	3
3. Simulation on Multisim	5
4. Experimental Results	7
5. Conclusions and Remarks	7
6. Appendix	8
Table 6.0: Derived Formulas used in Calculations	8
Table 6.1: Stage 1 Calculations (CE Amplifier)	9
Table 6.2: Stage 2 Calculations (CE Amplifier)	11
Table 6.3: Stage 3 Calculations (CC/ Emitter Follower)	12
Table 6.4: Calculating Theoretical Total Gain (AVT)	13
Table 6.5: Google Link folder to Multisim file, Analysis work & Report	13
7. References	14



Description

A 3-stage non-inverting Amplifier using E24 resistors and three 2N3904 BJT. This is non-inverting because both CE stages will give a 360 phase shift which is back to what the input phase was.

1. Introduction

The goal of this design project is to design an amplifier circuit made out of 2N3904 NPN Bipolar Junction Transistors using the required specifications from Table 1.1. The Appendix at the end of this report, contains: (1) formulas used for manual calculations, (2) manual calculation analysis and (3) a google link containing all necessary files. I will also simulate the design using Multisim to verify the design analysis.

Table 1.0: Design Specifications

Specifications

- Power supply: +10V relative to the ground;
- Quiescent current drawn from the power supply: no larger than 10 mA;
- No-load voltage gain (at 1 kHz): $|A_{vo}| = 50 \ (\pm 10\%)$;
- Maximum no-load output voltage swing (at 1 kHz): no smaller than 8 V peak to peak;
- Loaded voltage gain (at 1 kHz and with $R_L = 1 k\Omega$): no smaller than 90% of the no-load voltage gain;
- Maximum loaded output voltage swing (at 1 kHz and $R_L = 1 k\Omega$): no smaller than 4 V peak to peak;
- Input resistance (at 1 kHz): no smaller than 20 $k\Omega$;
- Amplifier type: inverting or non-inverting;
- Frequency response: 20 Hz to 50 kHz (-3 dB response);
- Type of transistors: BJT;
- Number of transistors (stages): no more than 3;
- Resistances permitted: *values smaller than* 220 $k\Omega$ *from the E24 series*;
- Capacitors permitted: 0.1 μ F, 1.0 μ F, 2.2 μ F, 4.7 μ F, 10 μ F, 47 μ F, 100 μ F, 220 μ F;
- Other components (B|Ts, diodes, Zener diodes, etc.): only from your ELE404 lab kit.

2. Designing & Analysis

The design of choice is a 3-Stage amplifier that consists of: (1) first stage as a Common Emitter, (2) second stage as another Common Emitter and (3) third stage as a Common Collector or also known as an Emitter Follower.

The reason for the first and second stage as both Common Emitter is because that a Common Emitter amplifier offers a high input impedance and low output impedance. One of the requirements outlined in Table 1.1 states that the input impedance must be at least 20 k Ω . The idea is to design the first stage with a gain $A_{V1}\approx 5$ and the second stage with a gain $A_{V2}\approx 10$. The formulas for a Common Emitter and Common Collector gain can be found in appendix of Table 6.0 and will be used for all calculations found in the appendix.

To initially design stage 1, the goal is to achieve a gain A_{V1} of approximately 5. Table 6.1 shows the calculations and analysis for stage 1. I first arbitrarily chose a quiescent current I_{C1} of 0.45 mA which meets the requirements of under 10 mA. Knowing that the gain A_{V1} equations involve the R_{C1} , R_{E1} , R_{in2} & g_{m1} . I must choose resistors wisely to achieve a gain of approximately 5 and keeping in mind the input resistance in stage 2 R_{in2} is parallel with R_{C1} , which will greatly impact the gain of stage 1. So I decided to choose an equivalent resistance R_{eq} of approximately 5 k Ω . I

used the I_{C1} , R_{eq1} and g_{m1} to solve for R_{E1} . Once I got $R_{E1}\approx 1~k\Omega$, I used the quiescent current formula to solve for $R_{C1}\approx 10~k\Omega$. To Bias the V_B , I did KVL at the base of stage 1 and KCL at the base. I decided to choose R_1 as 220 $k\Omega$ since we want a large resistance for R_{in1} . We can calculate for V_E from first finding I_{E1} and knowing what R_{E1} is. After knowing all the unknown, I can calculate R_2 using the KCL at V_B . I will get $R_2\approx 30~k\Omega$. After that, I then calculate for R_{in1} to check if I met the input resistance requirement. The calculated R_{in} was approximately $R_{in1}\approx 23.2~k\Omega$ which met the specification.


To design the stage 2, the formula and process is very similar to stage 1. Process work can be found under Table 6.2 in appendix. This time I chose $I_{C2}\approx 1.5$ mA which meets the conditions of under 10 mA and I was reaching for $A_{v2}\approx 10$. I acknowledge that R_{in3} will impact my gain, so I chose a the $R_{eq2}\approx 2.5$ k Ω . I chose $R_4\approx 220$ k Ω because I want R_{in2} to have a high input impedance. I proceeded to calculate for $R_3\approx 39$ k Ω . Checking R_{in2} is approximately $R_{in}\approx 20.3$ k Ω which meets the specification.

To design the stage 3, I tried and tested for the best R_{E3} resistance to get a gain of $A_{V3}\approx 1$. I found using a R_{E3} of 610 Ω to get $A_{V3}\approx 0.9957$. Since I chose R_{E3} as 610, the $I_{C3}\approx 9.8$ mA which is still under the requirement of 10 mA. I then repeated the same steps to find the biasing resistors. The $R_{in3}\approx 21.42$ k Ω after calculations which is within specifications. Calculations for stage 3 can be found in Table 6.3 in appendix.


Table 2.0: Capacitance Calculations			
Suppose I choose: $C = 100 \mu F$			
$f_{min} = 20 \text{ hz}$	$f_{max} = 50 \text{ khz}$		
$R_{min} = \frac{1}{2\pi \cdot f_{in} \cdot C}$ $R_{min} = \frac{1}{2\pi \cdot (20) \cdot (100 \times 10^{-6})}$	$R_{max} = \frac{1}{2\pi \cdot f_{in} \cdot C}$ $R_{max} = \frac{1}{2\pi \cdot (50 \times 10^{3}) \cdot (100 \times 10^{-6})}$		
$R_{min} \simeq 79.58 \Omega$	$R_{max} \simeq 0.0318 \Omega$		
Description			

When selecting a good isolating capacitor for between stages, input source and for load, I want the lowest possible input impedance that the circuit will present under AC conditions to have the lowest impact on the result of my circuit. When applying a minimum frequency of 20 hz, the resistance that the capacitor will present is around $80~\Omega$ and with maximum frequency of 50 khz, the maximum resistance is around $0.03~\Omega$. These resistance values are very small so choosing the capacitor with capacitance of $100~\mu\text{F}$ will be desired for this circuit operating at that frequency.

3. Simulation on Multisim



The circuit under test is without load, When inputting 80mV vp, I get 7.623 V vpp which is roughly 8 vpp. The gain is also roughly 49 which meets the specification within 10% of 50.



Description

The circuit under test is with load. When inputting 80mV vp, I get 7.414 V vpp which is roughly over the 4 vpp requirement. The gain is also roughly 47.8 (within 90% of without load) which meets the specification.

4. Experimental Results

Table 4.0: Summary of Theoretical (Calculated) and Simulated Results			
Values (w/o load)	Theoretical	Simulated	
A_{V1}	6.334	6.28	
A_{V2}	8.233	7.90	
$A_{ m VT}$	50.61	49.00	
I_{C1}	0.45 mA	0.457 mA	
I_{C2}	1.50 mA	1.50 mA	
I_{C3}	9.80 mA	9.79 mA	
$V_{\rm E1}$	0.453 V	0.460 V	
V_{E2}	0.4983 V	0.499 V	
V_{E3}	6.6178 V	6.02 V	
$V_{\rm B1}$	1.153 V	1.10 V	
$V_{\rm B2}$	1.1983 V	1.16 V	
V_{B3}	6.7178 V	6.75 V	
	Description		

When comparing Theoretical and Simulated respective values when no load is attached, the values look quite similar. Possible discrepancies might be due to rounding errors during calculation.

5. Conclusions and Remarks

In summary, designing the 3-stage amplifier using Common Emitter in both stage 1 and stage 2 and also a Common Collector for stage 3 demonstrated that the design met with design specifications outlined in Table 1.0. The goal of reaching approximately gain $A_{VT}\approx 50$ without load and 90 % ($A_{VT}\approx 45$) of without load gain for with load were met. Also 8vpp without load is met when 80 mV Vp was input. Similarly the above 4vpp with load is met. For all R_{in} of each stage met the requirement of over 20 k Ω . In conclusion, the 3-stage amplifier design was successful according to the theoretical calculations and simulated results.

6. Appendix

Table 6.0: Derived Formulas used in Calculations

Formula	Common Emitter (Inverting of Output)	Common Collector (Emitter Follower)	
$A_{V} = \frac{V_{OUT}}{V_{IN}}$	$\frac{g_m \cdot R_c // R_{in}}{1 + g_m R_E} = \frac{R_c // R_{in}}{\frac{1}{g_m} + R_E}$	$\frac{(\beta+1) \cdot R_E}{(\beta+1) \cdot R_E + r_{BE}} \approx 1$	
R_{eq}	$R_{eq} = R_{C} /\!/ R_{in}$		
R_{in}	$R_{series} + R_{bias} // [r_{BE} + (\beta + 1)(R_{E})]$		
KCL at V _B	$\frac{V_B - V_{cc}}{R_1} + \frac{V_B - 0}{R_2} + I_B = 0$		
$V_{\rm E}$	$V_E = I_E \bullet R_E$		
KVL at base	$V_{B} = V_{BE,ON} + V_{E}$		
I_{C}	$I_c = \beta \bullet I_B$		
I_{B}	$I_E = I_c \bullet (1 + \beta)$		
r _{BE}	$r_{_{BE}}=\frac{\beta}{g_{_{m}}}$		
g_{m}	$g_m = \frac{I_c}{V_t}$		
Quiescent I _C	$I_{CQ} = \frac{V_{CEQ}}{R_C + R_E}; V_{CEQ} = \frac{V_{CC}}{2}$		
Capacitance	$f_{in} = \frac{1}{2\pi \cdot R_{in} \cdot C}$		

Definitions

A_V: Gain of amplifier.

 \mathbf{R}_{in} : Input Resistance of the amplifier.

R_c: Resistor at Collector. R_E: Resistor at Emitter.

 \mathbf{R}_{eq} : Equivalent Resistance of \mathbf{R}_{c} & \mathbf{R}_{in} parallel.

 $\mathbf{R}_{\text{series}}$: Resistors that are in series in the base.

 \mathbf{R}_{bias} : Resistors that are for biasing the base (usually 2 resistors parallel).

 $\mathbf{R_1}//\mathbf{R_2}$: Means $\mathbf{R_1}$ parallel to $\mathbf{R_2}$ resistors.

 \mathbf{r}_{BE} : Internal resistance in BJT between base and emitter.

 $\mathbf{g}_{\mathbf{m}}$: Transconductance of BJT.

I_B: Base current.

I_E: Emitter current.

I_C: Collector current.

 V_E : Emitter voltage of Resistor R_E .

 $V_{BE,ON}$: Approximately 0.7 V.

 V_t = Approximately 26 mV.

 V_{CEO} : Quiescent voltage across V_C and V_E .

 V_{cc} : supply voltage of 10V.

Table 6.1: Stage 1 Calculations (CE Amplifier)

Stage | Theoretical:

Goal Av 1
$$\approx$$
 5

Let: Req = Rci || Rinz \approx 5 k.s.

Choose Ici \approx 0.45 mA \leq 10 mA (condition met)

VCEI = $\frac{1}{2}$ Vcc = 5^{V}

Ici = $\frac{V_{CEI}}{R_{CI} + R_{EI}}$ 0 $\frac{1}{9_{MI}} \approx 5.7.7$ a

$$T_{CI} \cdot R_{CI} + \frac{1}{8_{EI}} \cdot T_{CI} = V_{CEI}$$

Req = $\frac{V_{CEI}}{V_{CEI}} = \frac{V_{CEI}}{V_{CEI}} = \frac{V_{$

VB1 ≈ 1.153 V

Table 6.2: Stage 2 Calculations (CE Amplifier)

Shape 2 theoretical:

6301 AVI
$$\approx 10$$

Actival Res = 2,654,60 at

Suppose Resp = 3,36A

Choose 162 ≈ 1.5 sh ≈ 50 sign (condition met)

Note: $\frac{1}{2}$ No. 1.5 sh ≈ 50 sign (condition met)

Thus, Res = 33 LA & Rin ≈ 2.0 K.A.

$$Resp = Res \text{ if Rin 3} \\
Resp = Resp$$

Table 6.3: Stage 3 Calculations (CC/ Emitter Follower)

Stage 3: Common Collector (Enritter Follower):

$$A_{V3} = \frac{(B+1) R_{E3}}{(B+1) R_{E3}} \approx 1$$

$$\frac{1}{(B+1) R_{E3}} \times \text{Suppose} \qquad \text{Suppose} \qquad \text{Suppose} \qquad \text{Re} \qquad \text{If } f, 63 Re, 8 Re \qquad \text{If } f, 6$$

Table 6.4: Calculating Theoretical Total Gain (A_{VT})

Calculating theoretical gain of Input Stage + CE (Stage 1) + CE (stage 2) + CC (stage 3):
Input stage:

$$A_{VS} = \frac{V_{in}}{V_{S}} = \frac{R_{in1}}{R_{in} + R_{S}} = \frac{23,254,24}{23,254,24+600} \approx 0.9748$$

 $A_{VI} = \frac{V_{01}}{V_{in}} = \frac{R_{C1} /\!\!/ R_{in2}}{\frac{1}{2\pi i} + R_{E1}} = \frac{10^{K_{R}} /\!\!/ 20,300,64^{R}}{57.7^{R} + 1^{K_{R}}} \approx 6.334$

CE stage 2:

$$Av_2 = \frac{V_{02}}{V_{01}} = \frac{R_{C2} // R_{in}3}{\frac{1}{9^{m}2} + R_{E2}} = \frac{3.3^{N.9.} // 21,427.749}{17.3^9 + 330^9} \approx 8.233$$

$$Av_3 = \frac{V_{\text{out}}}{V_{02}} = \frac{(1+8)R_{\bar{e}3}}{(1+8)R_{\bar{e}3} + V_{5e}} = \frac{(151)(610)}{(151)(610) + 397.9^9} \approx 0.9957$$

Appoximate Theoretical Total Gain &

$$A_{VT} = \frac{V_{out}}{V_{S}} = \frac{V_{in}}{V_{S}} \times \frac{V_{o1}}{V_{in}} \times \frac{V_{o2}}{V_{o1}} \times \frac{V_{o2}}{V_{o2}} \times \frac{V_{out}}{V_{o2}}$$

$$= 0.9748 \times 6.334 \times 8.233 \times 0.9957$$

is approximately 50.61

7. References

ElectronLabX. (2017, February 27). *Design a simple common emitter amplifier*. YouTube. https://www.youtube.com/watch?v=9325TKD4dfY

Fenton, S. (2022, November 22). *Class A BJT amplifier design (part 1) potential divider bias, theory, tutorial.* YouTube. https://www.youtube.com/watch?v=Wb0MMXFJFRw

Trevortjes. (2020, June 8). *Quick guide: Designing a BJT common emitter amplifier*. YouTube. https://www.youtube.com/watch?v=mRla_j3Hf-A

Yuan, F. (2024, Mar 22). *Lecture notes : Module 3 - BJT Voltage Amplifiers (Post-lecture)*. *ELE404*. https://courses.torontomu.ca/d21/le/content/837307/Home