
September 2024



Is this what we imagine on-chip free-space optics might look like?

This month's updates:

- Nvidia B100/200's not delayed? How TSMC and Nvidia overcame a major setback
- Intel concedes on training, focuses on Al inference for their next GPUs/XPUs
- SambaNova using a single rack to achieve the fastest LLM inference speeds to date
- Tesla develops its own transport protocol for its 100,000 GPU supercomputer
- The race towards HBM4, a tie between Samsung and SK Hynix, Micron catching up

One-pagers:


- LPDDR5X
- OSFP
- FLOPs

This month's updates:

Nvidia B100/200s not delayed?

Last time we reported that Nvidia's B100/200 cards would be delayed coming into market, up until 202025 at the latest from their original 402024 planned shipments, but it appears that things are back on track, with TSMC and Nvidia overcoming manufacturing issues and picking up pace to meet their contracts (almost)

The roadmap as shown below details their plans for their other technologies such as their switch ASICs. The <u>Quantum</u> and <u>Spectrum</u> series supporting up to 144 and 64 ports at 800Gb/s respectively, with a 512-radix version of the spectrum coming in early 2025 hopefully, and the <u>CX8 SuperNIC</u> to support these bandwidths should, together, enable networks that will saturate the GPUs of the near future.



Source: Nvidia


With individual orders being in the \$100's of millions from some of their customers, Nvidia has had a lot of pressure to deliver their GPUs on time, but with the recent issues in TSMC's next-gen manufacturing process potentially delaying the production of these devices by months, things were looking bleak.

However, it appears that <u>the issue has been solved</u>, with Nvidia and TSMC making modifications and falling back to a <u>more mature and tested semiconductor manufacturing technology</u> to meet deadlines. <u>The first products out will be their racks</u>, the <u>NVL36 and NVL72</u>, <u>ultra dense NVLink connected setups</u> that are designed to fit into modern datacenters with high power densities and liquid cooling. <u>The</u>

<u>B200A</u> (lower power, lower cost version) and corresponding 36 and 72 GPU racks, all air-cooled, are still expected to ship as originally planned.

Intel concedes on Al training

<u>A letter from Intel CEO</u>, Pat Gelsinger, states that Intel's XPU lineup will be focusing on Al inference only, conceding Al training to its competitors. Whether this is yet another failure on Intel's part to deliver, or a strategic move to focus on their strengths, the Intel Falcon shores is still a capable Al accelerator.



Source: Intel - A TDP of 1500W, carrying 288GB of HBM3, 9.8TB/s of bandwidth between device memory and compute, with x86 (of course) cores on chip.

After the recent failures of the company, Intel has confirmed that its planned Falcon shores XPU (CPU + GPU on the same chip) will now be a GPU only and will focus on Al inference instead of training. Whilst it was known as far back as 202023 that Falcon shores, Intel's own successor to the Habana Gaudi 3, will no longer be a CPU and GPU on the same chip, only recently has it been made clear that Intel no longer plans to optimise its GPU and tech stack for Al training.

Not supporting AI training workloads will serve more than one purpose: designing the chip will be easier, the software stack will be easier to develop, and the cost of production, including labour and manufacturing, will likely be significantly lower.

The TDP (thermal design power), or maximum amount of heat the device can output during typical workloads, is stated to be 1500W, 50% more than even the Nvidia B200. Such a design will require a https://doi.org/10.2016/jwise-1500W, far exceeding the wattage that Nvidia's SXM socketing tech stack must support. In addition, using these devices will force any datacentre to have state of the art liquid cooling solutions, which as we have seen, is not an easy ask.

SambaNova's LLM inference speeds

Despite providing little detail on the connectivity and power details of their Al inference system, SambaNova systems and their SN40L Al accelerator are still very interesting to study. <u>Al inferencing</u> and <u>breaking into the Middle east's growing Al hardware market</u> are both tasks that SambaNova are setting records in.

SambaNova systems, a <u>SoftBank and BlackRock funded</u> Al accelerator systems designer has been making headlines in the Al inference space with its <u>record-breaking LLM inference speeds</u>. Most companies who design and integrate systems that compete with the likes of Intel, Nvidia, AMD and others usually use the open-source, open-weight (anyone can download and modify) <u>Llama LLMs from Meta</u>, since they can optimise and inference the models in any way they like to suit their own devices and setups. SambaNova has just reported speeds of up to 132 Tokens (for the purposes of this article, words)/second, for the 405 Billion parameter Llama 3.1 model.




Source: SambaNova

To put that into context, AWS and Azure both, likely serving the models on Nvidia H100s, <u>offer speeds of 13 Tokens/second</u>. What's even more surprising is how space and energy efficient their system is, with

the 16 x SN40L RDU (reconfigurable data unit, their Al accelerator) rack being sufficient to run a model this size.


<u>The RDU</u> comes in at 51 Billion transistors per piece, compared to the H100s 80 Billion, and has 64 GB of HBM3, compared to the H100s 80/96 GB. Each of the 8 trays in the rack support 2 RDUs with an additional 1.5 TB of DDR5 RAM (1). The real secret through, of device interconnectivity, whether it be via copper like Nvidia's NVLink or via optics like an Ethernet network, is kept from the public.



Source: SambaNova

Tesla's transport protocol over Ethernet


Indeed, every organisation inherits its behaviours from its leader, and the documentation for Tesla's new open-source transport protocol designed to run over an ethernet network, named the Tesla transport protocol over Ethernet (TTPoE), reads like one of its CEOs tweets/posts on X.




Source: ServeTheHome

At HotChips 2024, Tesla displayed a liquid cooled <u>Dojo training tile</u>, connected to NICs and a network, all on a desk at the conference. Whilst this was an impressive and easy to understand display, what was arguably even more impressive was their announcement of their own <u>high-performing open-source</u> <u>transport protocol designed to run through standard ethernet switches</u>, or the TTPoE.

Tesla would know just as well as Google, Microsoft and Meta about how difficult and slow it can get to scale ethernet networks to 10s or 100's of thousands of endpoints, but unlike the other tech giants, Tesla has decided to open source its transport layer protocol and has designed it to run only over Ethernet, allowing users to avoid InfiniBand whilst seeing the latency reductions and bandwidth increases provided by this new protocol.






Source: Tesla

TTPoE improves on TCP for Al and HPC workloads by removing excessive acknowledgements like those at connection closings, removing unnecessary waits, and changing how lost packets and retransmission is handled in hardware, among many other new features. However, it keeps TCP's endpoint managed congestion control and doesn't require "smart" NICs, emphasising clear differences to InfiniBand.

The race towards HBM4

<u>High bandwidth memory</u>, or HBM is the solution that industry has come up with for keeping up with the incredible increase in compute power from the higher end GPUs, but this has led to a close race between two competitors. What is HBM, why do we need it, and who will win this race? We answer two of these questions.

With regular DRAM, you have one die (or block of silicon) with the transistors and capacitors for storing memory, but since <u>compute has been scaling faster than memory</u> for decades, we have had to stack multiple (specialised) DRAM dies vertically (diagram below) and link them up to access all the dies at once, providing more bandwidth per chip area from memory modules. Currently, the latest <u>Nvidia H1/200s and AMD MI300X/A ship with HBM3e and HBM3 respectively</u>, third generation HBM modules. Towards the end of 2024 and 2025/6, we will see 12 high stacks for HBM3e and <u>possibly 16 or more for HBM4</u>, reaching ever higher volumes and bandwidths.



Source: Rambus

It's clear that at least until 2025/6, this will be a <u>two-horse race between Samsung and SK Hynix</u>, both Korean memory manufacturers, with <u>Micron picking up</u> both market share and pace from 2H2024 onwards.

Development Timeline and Comparison of HBM Specifications between NVIDIA and AMD AI Chips

Company	Al Chips	2022	2023				2024F				2025F			
			1Q23	2Q23	3Q23	4Q23	1Q24	2Q24	3Q24	4Q24	1Q25	2Q25	3Q25	4Q25
NVIDIA	H100	<u>HBM3 8hi</u> 8	0GB											
	GH200 (CPU+GPU)						HBM3e 8hi	141GB						
	H20						HBM3 8hi 9	6GB						
	H200	HBM3e 8hi 141GB												
	B100								<u>НВМЗ</u>	<u>e 8hi</u> 192	GB			
	GB200 (CPU+GPU)								НВМЗ	e 8hi 192,	/384GB			
	B200			D			1Hi		D/			1BM3e 12	<u>hi</u> 288GB	
AMD	MI200	HBM2e 8hi	128GB											
	MI300X			HBM3	<u>12hi</u> 192GB									
	MI300A (CPU+GPU)			НВМ3	<u>8hi</u> 128GB									
	MI350									НВМ3е	12hi 288G	iB		
	MI375 (CPU+GPU)												HBM 2880	<u>13e 12hi</u> GB

Source: TrendForce, May, 2024

Source: TrendForce

One-pagers:


LPDDR5x

With IBM, Google, Amazon and many others pushing for gains in efficiency rather than raw performance, energy efficient AI hardware is becoming the popular choice for many datacentre users. Low power double data rate (LPDDR) memory is a key component this drive towards effciency.

Whilst competitors in the large AI model training space like Nvidia and AMD head towards higher and higher power usage, others are focusing on the AI inference market, where budgets are defined by opex and service utilisation. Here, competing with the power-hungry memory used in training accelerators is key, and one of the key components in this drive is LPDDR, generation 5x.

Let's break down what this means:

- LP: Low Power This is achieved by a lower effective operating power due to variability in the voltage required to refresh cell states, as well as smarter power usage in idle states and finer grain control over which parts of the memory are consuming power at a given time
- DDR: Double Data Rate A standard feature of DRAM (Dynamic random-access memory, or just main memory), where the rate at which data can be transferred is doubled by using by using both the rise and fall of each clock cycle (or tick, like in a clock) to transfer data
- 5x: Generation 5, Enhanced ("x" sounds better than "e" I suppose)



Source: Samsung

LPDDR must be soldered directly onto the mainboard, resulting in an inability to hot-swap (replace the physical hardware during operation) modules or change the volume, but for mobile devices and Al accelerators, this has been the case even with regular DRAM. The benefits far outweigh the inconveniences and additional costs through, with lower power usage, lower latency, and higher bandwidth.

OSFP

Despite enabling the generative AI explosion, networking doesn't get the same media treatment that compute does, with GPUs taking the spotlight. Connecting multiple GPU nodes requires fast networks, and hence fast transceivers. Octal Small Form factor Pluggables (OSFP) are the latest in this trend.

Connecting multiple servers together requires a network, and hence network cables. Whether its copper (not widely used anymore) or optical, there needs to be a component that can connect to a cable and then plug into a switch/adapter, whilst mediating physical signal quality and modulation, and also the conversion between electrical/optical signals in wire/fibre and electrical signals understandable by a switch or a server.

SFPs have been in use for a while now, but more recently the need for extremely high bandwidth interconnect between servers has exploded due to the popularisation of training and inferencing very large generative AI models. Prior to that, users who ran very large workloads like weather forecasting or structural stress analysis could balance their compute and memory requirements with the 25Gb or even 10Gb network bandwidths, but with AI, the memory demand is so much greater that the technology needed to transfer data between servers has had to evolve incredibly fast to keep up. In addition, with GPUs like A100s and H100s, the compute speeds have increased rapidly, meaning that memory speeds are now more of a bottleneck than ever.



Source: Ascent Optics

A 400G (4x100G) 8-lane optical transceiver (transmitter and receiver pair per lane) unit designed to be plugged into multi-port network switches, hence requiring a small form factor. Within this body, OSFPs have to fit their connectors, signal converters, heat sinks and more. The distances supported by optical connections using OSFPs can be up to 10KM, allowing for very long-range optical connections between datacentres or multiple facilities.

FLOPs

How do you compare different compute hardware? There are a few key metrics depending on the purpose of the device, but for CPUs and GPUs, a key metric is the number of floating-point operations per second, or how fast you can add and multiply lots of numbers. But this can be misleading.

FLOPs

Hardware

Nvidia H100 SXM Google TPUv4 AMD EPYC 7702 Cerebras WSE-3 (Trillions) 1979 275 275 125,000

Estimated

Looking at these numbers without any context or purpose is meaningless and says very little about any of the devices. For example:

- Nvidia's H100 reaches ~2000 Tera FLOPs, but comes with some small print: only with sparsity, or where most of the data is effectively zero
- Google's TPUv5e looks a lot worse off, but they advertise for dense matrices (most of the data is not zero) and the power draw of a TPUv4 is less than a quarter that of the H100
- AMD's EPYC 7702 CPU doesn't even advertise FLOPs so it had to be estimated, since what CPUs do is much more complicated and flexible than what GPUs do
- Cerebras' WSE-3 looks amazing, apart from when you learn its many, many times the size and cost of a H100 GPU and is much harder to program/optimise for