Reverse Engineering in the Semiconductor Industry

2 authors:

Randy Torrance
7 PUBLICATIONS   822 CITATIONS

SEE PROFILE

Dick James
Siliconics
19 PUBLICATIONS   770 CITATIONS

SEE PROFILE

Reverse Engineering in the Semiconductor Industry

Randy Torrance and Dick James

Chipworks Inc.

3685 Richmond Road, Ottawa, Ontario, Canada K2H 5B7

Email: rtorrance@chipworks.com, djames@chipworks.com

Abstract – **The intent of this paper is to give an overview of the place of reverse engineering (RE) in the semiconductor industry, and the techniques used to obtain information from semiconductor products.**

The continuous drive of Moore's law to increase the integration level of silicon chips has presented major challenges to the reverse engineer, obsolescing simple teardowns and demanding the adopted of new and more sophisticated technology to analyse chips.

This trend is continuing; the 2006 update of the International Technology Roadmap for Semiconductors is predicting the shrinkage of transistor gates from the current 65-nm generation to 16 nm at the turn of the decade, and the usage of over 1.5 billion transistors in high-volume microprocessor chips.

The paper covers product teardowns, and discusses the techniques used for system-level analysis, both hardware and software; circuit extraction, taking the chip down to the transistor level and working back up through the interconnects to create schematics; and process analysis, looking at how a chip is made, and what it is made of. Examples are also given of each type of RE.

INTRODUCTION

One of the most basic business requirements is the need to know what the competition is doing. If a company wants to get into a new area of business, the simplest thing to do is to buy the existing product and take it apart to see what is inside it. Having done that, we know the parts list involved, and the technological challenges to be faced in manufacturing the new version.

Reverse engineering (RE) can cover objects from as large as aircraft down to the smallest microchip, and the motivations have varied from the paranoia of the Cold War, through commercial piracy, to competitive intelligence, and courts of patent law. If we look back over the last few decades, reverse engineers around the world have had a significant influence on the dissemination of technology in the electronics industry.

RE is now a recognised part of the competitive intelligence field, and is commonly used to benchmark products and support patent licensing activities. A side area is the need to RE archaic parts that have gone out of service, and need replacing in long-lived equipment such as military systems, nuclear reactors, airliners, and ships.

A fact of life these days is that simple teardowns of products are just not good enough any more. Advances in semiconductor technology, namely the massive integration of billions of individual devices, and masses of functions, into single components, have forced RE to evolve into a specialised niche of the engineering profession.

RE IN THE SEMICONDUCTOR INDUSTRY

The question most asked about reverse engineering is "Is it legal?" The short answer is – yes! In the case of semiconductors, RE is protected in the US by the Semiconductor Chip Protection Act, which allows it "for the purpose of teaching, analyzing, or evaluating the concepts or techniques embodied in the mask work or circuitry…". There is similar legislation in Japan, the European Union, and other jurisdictions.

In the semiconductor business, RE customers fall into two groups; those who are interested in technical information, and those that are interested in patent-related information. The technical information customers are usually within manufacturing companies, performing product development, or strategic marketing or benchmarking studies. The patent clients are usually patent lawyers, or intellectual property (IP) groups within companies. There are also companies that are purely licensing companies, and deal only in IP.

Types of RE

Reverse engineering of semiconductor-based products can broadly take several forms:

- Product teardowns – identify the product, package, internal boards, and components
- System level analysis – analyse operations, signal paths, and interconnections
- Circuit extraction – delayer to transistor level, then extract interconnections and components to create schematics
- Process analysis – examine the structure and materials to see how it is manufactured, and what it is made of.

PRODUCT TEARDOWNS

Product teardowns are the simplest type of RE in the electronics arena; the unit is simply disassembled, the boards and sub-assemblies are photographed, and the components are inventoried. Reverse engineers are usually only interested in what components are in the device at this level, but there are also companies that use the data to provide a bill of materials and tentative costing for the manufacture.

Figure 1 shows an Apple 8-GB iPod nano personal media player partly torn down to expose the internal board and the ICs used [1]. Optical and x-ray analysis (Fig. 2) showed that the 64-Gb Flash memories were actually 2 x 32-Gb stacked packages, each containing four 8-Gb dice (total 64 Gb). In this case, we continued with detailed process analyses of the

SST 8 Mb multi-purpose NOR Flash

Qimonda 256 Mb SDR extended temp mobile DRAM

Samsung S5L8701 ARM core DSP + Flash controller

National step-down switching regulator

Apple (Wolfson?) audio CODEC – fabbed by TI

Linear Technology USB power manager

a)

b)

Toshiba 32 Gb (x2) multi-level cell NAND Flash memory

or

Samsung 64 Gb dual-stack package, multi-level cell NAND Flash memory

Apple (Philips PCF50635) power manager

Fig. 1. Partial teardown of Apple 8-GB iPod Nano: a) topside b) lower side

Fig. 2. Optical and x-ray images of 64-Gb Flash devices

Fig. 3. Delayered nine-layer PCB from cellphone

8-Gb Flash chips, since they were leading-edge devices from Samsung and Toshiba.

SYSTEM-LEVEL ANALYSIS

As there is a huge variation in electronic systems, there is also a variety of methods for system analysis. Electronic systems can consist of hardware, software, firmware, communications, transducers, etc. System analysis can be used for any of these.

Hardware

Hardware analysis takes one of two forms: reverse engineering or functional analysis.

Reverse engineering is a hierarchical analysis method. Take the example of a cell phone. The first phase of reverse engineering is to tear-down the phone, making notes of all connections between subsystems. Next, the main board is reverse engineered. Photos are taken of the board for future work. All components on the board are catalogued, and then selectively removed. If the board is multilayered, it can be delayered and imaged (Fig. 3). The connections between all components are then identified and entered into the board schematic. Alternatively, electrical probing can sometimes be

Fig. 4. Probing a Sandisk SD memory card for functional analysis

used to find the connections. Either way, a complete schematic of the board can be re-created.

Functional analysis consists of system monitoring during functional operation. A system can be instrumented with probes wherever needed (sometimes with great difficulty, but it can usually be done, as shown in Fig. 4). Microprobing can be used to monitor on-chip signals. Test cases must be developed, and the stimulus created for operating the system in its functional modes. Signal generators, logic analyzers, and oscilloscopes are used to drive the system and collect the results. The signals, and full system, are then analyzed. Using the cell phone example once again, the phone can be partially disassembled, but still electrically connected to allow for operation. Probes can be used to monitor key buses, pins of chips, and connectors. The phone can then be operated, and the signals analyzed to understand the operation.

Software

As with hardware, software can be analyzed using the same two techniques; reverse engineering and functional analysis.

Software reverse engineering is the process of taking machine code and converting it back into human-readable form. The first task is typically extraction of embedded code from a memory. Many techniques are available, such as EEPROM programmers, bus monitoring during code upload, and hardware RE. Encrypted code will require encryption analysis, and decryption. Following this, disassemblers can be used as long as the processor and instruction set are known. Tools are then available to help take assembly code and structure it into a more C-like format. This structured code can then be analyzed by software experts.

Software functional analysis is similar to hardware functional analysis. Test cases are designed, stimulus is created, the code can be instrumented, and the software run. The outputs of this code can take many forms, from creating charts or driving a GUI, to controlling a robot or playing a song. These outputs can be analyzed to better understand the software or system.

CIRCUIT EXTRACTION

Circuit extraction of semiconductor chips becomes increasingly more difficult with each new generation. In the "good old days" of 10-20 years ago a circuit analyst's life was much simpler. A typical IC of those days may have had one layer of metal, and used 1-2 μm technology. After package removal, all features could usually be seen from the top-level metal planar view.

The die could then be put under optical imaging equipment in order to take multiple high-magnification images. The photographs were developed and taped together in an array to recreate an image of the chip. Engineers then used the "crawl-around-on-the-floor" technique (Fig. 5), where they annotated the wires and transistors. This was followed by drawing out the schematic first on paper, then in a schematic editor.

Life has changed since those days. The complexity of devices has followed Moore's law, and we are now extracting circuits from 65-nm chips. Moreover, these devices now have

Fig. 5. As RE used to be done!

up to 12 layers of metal, and use an esoteric combination of materials to create both the conductors and dielectrics, e.g. [2, 3]. They may have hundreds of millions of logic gates, plus huge analog, RF, memory, and other macrocell areas. MEMs, inductors, and other devices are also being integrated on-chip.

The circuit extraction flow proceeds as follows:

- Package removal (known in the industry as device 'depot')
- Delayering
- Imaging
- Annotation
- Schematic read-back
- Analysis

Device Depot

Depot may well be the only step of the process that still follows the traditional methods. Typically, packages are etched off in a corrosive acid solution (Fig. 6). A variety of acids at various temperatures are used depending on the composition and size of the particular package. These solutions dissolve away the packaging material, but do not damage the die.


Fig. 6. Into the acid bath, my pretty!

Hermetic and ceramic packages require different techniques that usually involve mechanical or thermal treatment to remove lids, or dice from substrates, or even polish away a ceramic substrate.

Device Delayering

Modern semiconductor devices range from 1.0-μm single-metal bipolar chips, through 0.35-μm BiCMOS-DiffusedMOS (BCDMOS) chips, to 65-nm 12-metal microprocessors, and everything in between.

Both aluminum and copper can be used for metal on the same chip. Depending on the process generation, the polysilicon gates and the source/drains can use different silicides. A variety of low-K dielectrics are now interspersed with fluoro-silicate glass (FSG), phospho-silicate glass (PSG), and SiO_2. Layer thicknesses vary greatly. For instance, on a 7-metal 65-nm Texas Instruments (TI) [4] baseband processor chip we recently analyzed (Fig. 7), we found:

- Interconnect layers included Cu, Al, TiN, and TaN

Fig. 7. SEM cross-section of 65-nm TI baseband chip for Nokia

- Metal thicknesses ranged from 0.15 to 1.4 μm
- Dielectrics included silicon nitride, oxynitride, oxide, SiOC, SiONC, and PSG

Dielectric thicknesses varied from ~0.3 to 2.6 μm (with individual layers of particular materials as thin as 47 nm), and gate oxide was 2.2 nm thick.


Fig. 8. Optical (top) and SEM images of 130-nm TI OMAP1510

A delayering lab needs to create a single sample of the device at each metal layer, and at the polysilicon transistor gate level. As such, it needs to accurately strip off each layer, one at a time, while keeping the surface planar. This requires detailed recipes for removal of each layer. These recipes include a combination of methods such as plasma (dry) etching, wet etching, and polishing. As the complexity and variation of chips increases, so too does the number of recipes. A modern chip-delayering lab would now have over a hundred such recipes, specific to different processes and materials.

For unknown or unusual chips, it is advisable to start with a cross-section (Fig. 7). The cross-section can be analyzed using scanning electron microscopes (SEM), transmission electron microscopes (TEM), and other techniques to determine the composition and thickness of all the layers. A delayering technician can now use this information to choose the best delayering recipe for a chip. The recipe also varies depending on the type of imaging to be performed. Optical imaging looks best if the transparent dielectric is left on over the layer to be imaged. SEM, due to its operating methodology of electron reflection from a non-planar surface, requires the dielectric to be removed.

Imaging

Advanced RE labs currently use two types of imaging, optical and SEM. Up to and including the 0.25 µm generation of semiconductor chips, optical imaging was sufficient. However, for 0.18 µm technologies and smaller, optical imaging cannot resolve the smallest features, and SEM must be used (Fig. 8).

The size of chips, and the large magnifications required for the advanced feature sizes, now means that manually shooting images is no longer practical. Imaging systems now must have automated steppers combined with the microscope. Our two-dimensional steppers allow us to setup a shoot in the evening, and come back in the morning to find the entire layer imaged.

Next we use specially developed software to stitch the thousands of images per layer together with minimal spatial error. Then more software is required to synchronize the multiple layers so that there is no misalignment between layers. Contacts and vias must be lined up with the layers above and below in order for extraction to proceed.


Fig. 9. Simultaneous windows showing images of three metal layers and polysilicon layer


Fig. 10. Image annotated using DAW workstation

Annotation

Once all images are stitched and aligned, the actual work of reading back the circuit begins. Full circuit extraction requires taking note of all transistors, capacitors, diodes, and


Fig. 11. Automated feature extraction from SEM images

other components, all interconnect layers, and all contacts and vias. This can be done manually, or using automation.

There are multiple tools available to help with this process, including Chipworks' Design Analysis Workstation, (DAW). This tool allows several layers of a chip to be visible in multiple windows simultaneously (Fig. 9). Each window shows the same two-dimensional area in each layer. A lock-step cursor (the intersection of the red lines in Fig. 9) allows the engineer to see exactly what lies above or below the feature he is looking at in one layer.

The extraction engineer can then use the tool to annotate and number all wires and devices in his area of interest (Fig. 10). 2D and 3D image recognition and processing software can be used (Fig. 11), or the engineer may do it manually. Image recognition software can also be used to recognize standard cells in digital logic. This can greatly aid the extraction of large blocks of digital cells. Annotation on multiple layers can only be extracted if the layers are aligned.

Schematic Read-Back

Following the completion of the annotation, the circuit can now be extracted. A schematic is read back by following the wire and device annotations on the images. This step can be done by an experienced reverse engineer, or can be automated.

This is one of the steps requiring the most thought, since the schematic organization on a page, or in hierarchy, goes a long way to making a design coherent. Devices placed poorly on a schematic, or a strange hierarchy, can make the design very difficult to understand. Hence this step requires very experienced analysts.

Analysis

The analysis phase is very iterative with the schematic entry phase. Many inputs can be used to help analyze and organize the schematics. Often public information is available for devices. This can take the form of marketing information, datasheets, technical papers, or patents, for example [5]. These can often help with the schematic organization, for instance if block diagrams are available. They can also help understand architectures and sometimes circuit designs.

Analysis can also be done using typical chip design techniques. A circuit can be hand-analyzed using transistor and logic theory. Layout structures are often recognizable, for instance differential pairs, bipolar devices for bandgap references, etc. Hierarchy can also sometimes be seen in the layout. If not, it can be created using a bottom-up schematic capture approach. Functional and timing analysis can be further validated using simulation. Multiple methods are usually used as a form of verification.

The final product of circuit reverse engineering can take multiple forms. A complete set of hierarchical schematics can be delivered. This set of schematics can be used to also create a hierarchical netlist. Simulated waveforms, block diagrams, timing diagrams, analysis discussion, and circuit equations can


Fig.12 Pixel schematics: a) early 3-T pixel b) 4-T pixel c) 2.5-T pixel d) 1.75-T pixel

be used to round out the report.

Since RE companies analyze so many ICs, they can also create comparative and trend reports. For instance, Chipworks has analyzed many CMOS image sensors over the years. As the technology and circuit designs evolve they are monitored. The evolution can be shown from both a process point of view, and a circuit point of view (Fig. 12).

PROCESS ANALYSIS

Process analysis of chips is in some ways more straightforward, since microanalytical tools have been around for some while. Every wafer fab has a range of equipment for process control and failure analysis, and we use the lab-scale equivalent. Using a Sony DCR-DVD505 Handycam as an example, we were interested in the CMOS image sensor in the camera.

We removed the camera module from the unit and took it apart, recording the details as we go, and finally end up with the CMOS imager die (Figure 13), which turns out to be a Sony Clearvid IMX013 chip.

Then we get into the actual chip analysis. This part was a fairly leading-edge sensor, with a small pixel size of 2.85 x 2.85 μm, so the emphasis was on a detailed examination of the pixel. Figs. 14 - 17 show some of the features seen in the pixel area.

When performing process analysis, plan-view imaging gives limited process information, so the primary source of data is cross-sectional analysis, usually using SEM, TEM, and Scanning Capacitance Microscopy (SCM). For details of the chemical composition, the most commonly used technique is energy-dispersive x-ray analysis, although occasionally we use other methods such as secondary ion mass spectrometry, or Auger analysis.

A few words of explanation here with respect to Figures 16 and 17 – TEM looks *through* the sample to give high resolution images of the device structure; and SCM is a way of seeing the positive and negative doping that makes up the actual working transistors, resistors etc., in the silicon chip.

Looking at Fig. 14, we see a plan-view image of part of the pixel array, showing the transfer transistor (T1), and the T2 reset transistor and T3 source follower transistors, comprising the three-transistor pixel circuit (see Fig. 12a)). The short black line in the centre of the image represents a metal-1 strap joining the floating diffusion (FD), between T1 and T2, to the gate of T3.


Fig.14. Plan-view SEM of pixels at the polysilicon level

Fig. 15 shows a cross-section of the pixel structure, illustrating the organic and nitride lenses, and the colour filters, three layers of copper metallization in the array, and the T3 transistors on the substrate. There is also a fourth aluminium metal layer, not shown in this section, used for bond pads and as a light shield (the white bars in the die photograph in Fig.12). The 28° angle of acceptance is also shown.

Fig. 16 is a TEM image of the transfer transistor gate, and it is clear that the nitride layer used for the sidewall spacer has only been partially etched off the top of the gate; the residual


Fig.13. Disassembly of CMOS image sensor from camera module


Fig. 15. Cross-sectional SEM of pixels

Fig. 16. TEM cross-section of pixel transfer transistor

Fig. 17 SCM cross-section of pixels

nitride on the photocathode (left) side has been used as an anti-reflective (AR) layer in the photocathode area.

The doping structure of the pixels is illustrated in the SCM image in Fig. 17. Chemical staining has been used for decades to highlight the doped areas in silicon, but even after many years of experiment, it is still more of an art than a science. The development of the SCM allows us to distinguish features such as the p-pinning layer above the photocathode, and the floating diffusion, more clearly. The deeper blue areas are the P-type isolation regions in the N-substrate.

There are two parallel trends in semiconductor processing; there is the well-publicized Moore's law shrinkage of dimensions, moving to the 45-nm node and below, with the introduction of high-k/metal-gate transistors; and there is a drive to more process integration as RF/mixed signal and embedded memory processes are merged into CMOS logic processes.

As can be imagined, examining features deep into the nanometer scale (gate oxides are now 1.2 – 1.5 nm thick) stretches analytical capabilities to the limits. They can be imaged with high-resolution electron microscopy, but obtaining details of the chemical composition of the structure is now in the realm of counting atoms [6, 7].

Similarly to the other forms of RE, our final documents can take several forms, from reports specifically focused on a feature described in a patent claim, to comprehensive reports detailing the full structural and process analysis of a high-end chip. It all depends on what the customer wants!

SUMMARY

In this paper we have reviewed the different types of reverse engineering pertinent to the semiconductor industry. For reverse engineers, life will not get any easier in the electronics business. In semiconductors, the next challenge will be the 45-nm node devices already being ramped up in development fabs. The consumer electronics business keeps bouncing from new toy to yet another new toy, and it is necessary to be aware of all the new products that keep appearing.

As is shown in this paper, the RE business has to keep evolving to keep up with the changes in electronics and design, and it has become a discipline in itself created by the needs of the global market for competitive intelligence and IP support.

ACKNOWLEDGMENTS

REFERENCES

[1] D. James, "A Case Study: Looking inside Apple's iPOD nano – a Teardown to the Atomic Scale" tbp, Electronics (UK magazine), 2007

[2] H. Nii et al., "A 45nm High Performance Bulk Logic Platform Technology (CMOS6) using Ultra High NA(1.07) Immersion Lithography with Hybrid Dual-Damascene Structure and Porous Low-k BEOL", IEDM 2006 Technical Digest, pp. 685-688.

[3] S. Narasimha et al., "High Performance 45-nm SOI Technology with Enhanced Strain, Porous Low-k BEOL, and Immersion Lithography", IEDM 2006 Technical Digest, pp. 689-692.

[4] A.Chatterjee et al., "A 65 nm CMOS Technology for Mobile and Digital Signal Processing Applications", IEDM 2004 Technical Digest, pp. 665-668.

[5] Cho, Kwang-Bo et al., "A 1/2.5 inch 8.-Mpixel CMOS Image Sensor for Digital Cameras", ISSCC Dig. Tech. Papers, pp. 508-509, February 2007.

[6] 2005 ITRS, Metrology section

[7] V. Vartanian et al.,"Metrology Challenges for 45nm Strained-Si Devices", 2005 International Conference on Characterization and Metrology for ULSI Technology