# STM32L431xx




# Ultra-low-power ARM<sup>®</sup> Cortex<sup>®</sup>-M4 32-bit MCU+FPU, 100DMIPS, up to 256KB Flash, 64KB SRAM, analog, audio

Datasheet - production data

#### **Features**

- Ultra-low-power with FlexPowerControl
  - 1.71 V to 3.6 V power supply
  - -40 °C to 85/105/125 °C temperature range
  - 200 nA in V<sub>BAT</sub> mode: supply for RTC and 32x32-bit backup registers
  - 8 nA Shutdown mode (5 wakeup pins)
  - 28 nA Standby mode (5 wakeup pins)
  - 280 nA Standby mode with RTC
  - 1.0 μA Stop 2 mode, 1.28 μA with RTC
  - 84 μA/MHz run mode
  - Batch acquisition mode (BAM)
  - 4 μs wakeup from Stop mode
  - Brown out reset (BOR)
  - Interconnect matrix
- Core: ARM<sup>®</sup> 32-bit Cortex<sup>®</sup>-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator<sup>™</sup>) allowing 0-wait-state execution from Flash memory, frequency up to 80 MHz, MPU, 100DMIPS and DSP instructions
- Performance benchmark
  - 1.25 DMIPS/MHz (Drystone 2.1)
  - 273.55 CoreMark<sup>®</sup> (3.42 CoreMark/MHz @ 80 MHz)
- Energy benchmark
  - 176.7 ULPBench® score
- Clock Sources
  - 4 to 48 MHz crystal oscillator
  - 32 kHz crystal oscillator for RTC (LSE)
  - Internal 16 MHz factory-trimmed RC (±1%)
  - Internal low-power 32 kHz RC (±5%)
  - Internal multispeed 100 kHz to 48 MHz oscillator, auto-trimmed by LSE (better than ±0.25 % accuracy)
  - Internal 48 MHz with clock recovery
  - 2 PLLs for system clock, audio, ADC



- Up to 83 fast I/Os, most 5 V-tolerant
- RTC with HW calendar, alarms and calibration
- Up to 21 capacitive sensing channels: support touchkey, linear and rotary touch sensors
- 11x timers: 1x 16-bit advanced motor-control, 1x 32-bit and 2x 16-bit general purpose, 2x 16-bit basic, 2x low-power 16-bit timers (available in Stop mode), 2x watchdogs, SysTick timer
- Memories
  - Up to 256 KB single bank Flash, proprietary code readout protection
  - 64 KB of SRAM including 16 KB with hardware parity check
  - Quad SPI memory interface
- Rich analog peripherals (independent supply)
  - 1× 12-bit ADC 5 Msps, up to 16-bit with hardware oversampling, 200 μA/Msps
  - 2x 12-bit DAC, low-power sample and hold
  - 1x operational amplifier with built-in PGA
  - 2x ultra-low-power comparators
- 16x communication interfaces
  - 1x SAI (serial audio interface)
  - 3x I2C FM+(1 Mbit/s), SMBus/PMBus
  - 4x USARTs (ISO 7816, LIN, IrDA, modem)
  - 1x LPUART (Stop 2 wake-up)
  - 3x SPIs (4x SPIs with the Quad SPI)
  - CAN (2.0B Active) and SDMMC interface
  - SWPMI single wire protocol master I/F
  - IRTIM (Infrared interface)
- 14-channel DMA controller
- True random number generator
- CRC calculation unit, 96-bit unique ID

 Development support: serial wire debug (SWD), JTAG, Embedded Trace Macrocell™

**Table 1. Device summary** 

Reference	Part numbers				
STM32L431xx	STM32L431CC, STM32L431KC, STM32L431RC, STM32L431VC, STM32L431CB, STM32L431KB, STM32L431RB				

2/207 DocID028800 Rev 2

STM32L431xx Contents

# **Contents**

1	Intro	duction		12
2	Desc	ription		13
3	Func	tional o	verview	17
	3.1	ARM <sup>®</sup>	Cortex <sup>®</sup> -M4 core with FPU	17
	3.2	Adaptiv	ve real-time memory accelerator (ART Accelerator™)	17
	3.3	Memor	y protection unit	17
	3.4	Embed	ded Flash memory	18
	3.5	Embed	ded SRAM	19
	3.6	Firewal	I	19
	3.7	Boot m	odes	20
	3.8	Cyclic r	redundancy check calculation unit (CRC)	20
	3.9		supply management	
		3.9.1	Power supply schemes	20
		3.9.2	Power supply supervisor	21
		3.9.3	Voltage regulator	22
		3.9.4	Low-power modes	22
		3.9.5	Reset mode	
		3.9.6	VBAT operation	
	3.10	Interco	nnect matrix	30
	3.11	Clocks	and startup	32
	3.12	Genera	al-purpose inputs/outputs (GPIOs)	35
	3.13	Direct r	memory access controller (DMA)	35
	3.14	Interrup	ots and events	36
		3.14.1	Nested vectored interrupt controller (NVIC)	36
		3.14.2	Extended interrupt/event controller (EXTI)	36
	3.15	Analog	to digital converter (ADC)	37
		3.15.1	Temperature sensor	37
		3.15.2	Internal voltage reference (VREFINT)	38
		3.15.3	VBAT battery voltage monitoring	
	3.16	Digital t	to analog converter (DAC)	38



	3.17	Voltage reference buffer (VREFBUF)
	3.18	Comparators (COMP)
	3.19	Operational amplifier (OPAMP) 40
	3.20	Touch sensing controller (TSC)
	3.21	Random number generator (RNG)
	3.22	Timers and watchdogs
		3.22.1 Advanced-control timer (TIM1)
		3.22.2 General-purpose timers (TIM2, TIM15, TIM16)
		3.22.3 Basic timers (TIM6 and TIM7)
		3.22.4 Low-power timer (LPTIM1 and LPTIM2)
		3.22.5 Infrared interface (IRTIM)
		3.22.6 Independent watchdog (IWDG)
		3.22.7 System window watchdog (WWDG)
		3.22.8 SysTick timer
	3.23	Real-time clock (RTC) and backup registers
	3.24	Inter-integrated circuit interface (I <sup>2</sup> C)
	3.25	Universal synchronous/asynchronous receiver transmitter (USART) 47
	3.26	Low-power universal asynchronous receiver transmitter (LPUART) 48
	3.27	Serial peripheral interface (SPI)
	3.28	Serial audio interfaces (SAI)
	3.29	Single wire protocol master interface (SWPMI) 50
	3.30	Controller area network (CAN)
	3.31	Secure digital input/output and MultiMediaCards Interface (SDMMC) 51
	3.32	Clock recovery system (CRS) 51
	3.33	Quad SPI memory interface (QUADSPI)
	3.34	Development support
		3.34.1 Serial wire JTAG debug port (SWJ-DP)
		3.34.2 Embedded Trace Macrocell™
4	Pinou	its and pin description
5	Memo	ory mapping
6	Electr	rical characteristics83
	6.1	Parameter conditions
	J. 1	- a.aotor containone

	6.1.1	Minimum and maximum values
	6.1.2	Typical values83
	6.1.3	Typical curves
	6.1.4	Loading capacitor
	6.1.5	Pin input voltage83
	6.1.6	Power supply scheme84
	6.1.7	Current consumption measurement85
6.2	Absolut	te maximum ratings
6.3	Operati	ng conditions 87
	6.3.1	General operating conditions
	6.3.2	Operating conditions at power-up / power-down
	6.3.3	Embedded reset and power control block characteristics
	6.3.4	Embedded voltage reference
	6.3.5	Supply current characteristics
	6.3.6	Wakeup time from low-power modes and voltage scaling transition times
	6.3.7	External clock source characteristics
	6.3.8	Internal clock source characteristics
	6.3.9	PLL characteristics
	6.3.10	Flash memory characteristics
	6.3.11	EMC characteristics
	6.3.12	Electrical sensitivity characteristics
	6.3.13	I/O current injection characteristics
	6.3.14	I/O port characteristics
	6.3.15	NRST pin characteristics
	6.3.16	Analog switches booster
	6.3.17	Analog-to-Digital converter characteristics
	6.3.18	Digital-to-Analog converter characteristics
	6.3.19	Voltage reference buffer characteristics
	6.3.20	Comparator characteristics
	6.3.21	Operational amplifiers characteristics
	6.3.22	Temperature sensor characteristics
	6.3.23	V <sub>BAT</sub> monitoring characteristics
	6.3.24	Timer characteristics
	6.3.25	Communication interfaces characteristics
7 Pack	kage info	ormation



Contents STM32L431xx

9	Revis	ion history
8	Part n	numbering
		7.10.2 Selecting the product temperature range
		7.10.1 Reference document
	7.10	Thermal characteristics
	7.9	UFQFPN32 package information
	7.8	UFQFPN48 package information
	7.7	LQFP48 package information
	7.6	WLCSP49 package information
	7.5	WLCSP64 package information
	7.4	UFBGA64 package information
	7.3	LQFP64 package information
	7.2	UFBGA100 package information
	7.1	LQFP100 package information

STM32L431xx List of tables

# List of tables

Table 1.	Device summary	2
Table 2.	STM32L431xx family device features and peripheral counts	
Table 3.	Access status versus readout protection level and execution modes	
Table 4.	STM32L431xx modes overview	
Table 5.	Functionalities depending on the working mode	
Table 6.	STM32L431xx peripherals interconnect matrix	
Table 7.	DMA implementation	
Table 8.	Temperature sensor calibration values	
Table 9.	Internal voltage reference calibration values	
Table 10.	Timer feature comparison	
Table 11.	I2C implementation	
Table 12.	STM32L431xx USART/LPUART features	
Table 13.	SAI implementation	50
Table 14.	Legend/abbreviations used in the pinout table	58
Table 15.	STM32L431xx pin definitions	59
Table 16.	Alternate function AF0 to AF7 (for AF8 to AF15 see <i>Table 17</i> )	69
Table 17.	Alternate function AF8 to AF15 (for AF0 to AF7 see <i>Table 16</i> )	74
Table 18.	STM32L431xx memory map and peripheral register boundary addresses	80
Table 19.	Voltage characteristics	85
Table 20.	Current characteristics	86
Table 21.	Thermal characteristics	
Table 22.	General operating conditions	
Table 23.	Operating conditions at power-up / power-down	
Table 24.	Embedded reset and power control block characteristics	
Table 25.	Embedded internal voltage reference	90
Table 26.	Current consumption in Run and Low-power run modes, code with data processing	
	running from Flash, ART enable (Cache ON Prefetch OFF)	93
Table 27.	Current consumption in Run and Low-power run modes, code with data processing	
	running from Flash, ART disable	94
Table 28.	Current consumption in Run and Low-power run modes, code with data processing	
	<b>0</b>	95
Table 29.	Typical current consumption in Run and Low-power run modes, with different codes	
T 11 00	running from Flash, ART enable (Cache ON Prefetch OFF)	96
Table 30.	Typical current consumption in Run and Low-power run modes, with different codes	
Table 04		97
Table 31.	Typical current consumption in Run and Low-power run modes, with different codes	07
Table 32.	running from SRAM1	
	Current consumption in Sleep and Low-power sleep modes, Flash ON	
Table 33.	Current consumption in Low-power sleep modes, Flash in power-down	
Table 34.	Current consumption in Stop 2 mode	
Table 35. Table 36.		
	Current consumption in Stop 0	
Table 37. Table 38.	Current consumption in Shutdown mode	
Table 36.	Current consumption in VBAT mode	
Table 39.	Peripheral current consumption	
Table 40.	Low-power mode wakeup timings	
Table 41.	Regulator modes transition times	
Table 42.	regulator modes transition times	. 112



List of tables STM32L431xx

Table 43.	Wakeup time using USART/LPUART	112
Table 44.	High-speed external user clock characteristics	
Table 45.	Low-speed external user clock characteristics	
Table 46.	HSE oscillator characteristics	
Table 47.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	
Table 48.	HSI16 oscillator characteristics	118
Table 49.	MSI oscillator characteristics	
Table 50.	HSI48 oscillator characteristics	
Table 51.	LSI oscillator characteristics	124
Table 52.	PLL, PLLSAI1 characteristics	124
Table 53.	Flash memory characteristics	126
Table 54.	Flash memory endurance and data retention	126
Table 55.	EMS characteristics	127
Table 56.	EMI characteristics	128
Table 57.	ESD absolute maximum ratings	128
Table 58.	Electrical sensitivities	129
Table 59.	I/O current injection susceptibility	129
Table 60.	I/O static characteristics	130
Table 61.	Output voltage characteristics	132
Table 62.	I/O AC characteristics	
Table 63.	NRST pin characteristics	135
Table 64.	Analog switches booster characteristics	
Table 65.	ADC characteristics	
Table 66.	Maximum ADC RAIN	139
Table 67.	ADC accuracy - limited test conditions 1	141
Table 68.	ADC accuracy - limited test conditions 2	
Table 69.	ADC accuracy - limited test conditions 3	
Table 70.	ADC accuracy - limited test conditions 4	
Table 71.	DAC characteristics	
Table 72.	DAC accuracy	
Table 73.	VREFBUF characteristics	
Table 74.	COMP characteristics	
Table 75.	OPAMP characteristics	
Table 76.	TS characteristics	
Table 77.	V <sub>BAT</sub> monitoring characteristics	
Table 78.	V <sub>BAT</sub> charging characteristics	
Table 79.	TIMx characteristics	
Table 80.	IWDG min/max timeout period at 32 kHz (LSI)	
Table 81.	WWDG min/max timeout value at 80 MHz (PCLK)	
Table 82.	I2C analog filter characteristics	
Table 83.	SPI characteristics	
Table 84.	Quad SPI characteristics in SDR mode	168
Table 85.	QUADSPI characteristics in DDR mode	169
Table 86.	SAI characteristics	171
Table 87.	SD / MMC dynamic characteristics, VDD=2.7 V to 3.6 V	173
Table 88.	eMMC dynamic characteristics, VDD = 1.71 V to 1.9 V	
Table 89.	SWPMI electrical characteristics	
Table 90.	LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package	
	mechanical data	176
Table 91.	UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid	
	array package mechanical data	179
Table 92.	UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)	



STM32L431xx List of tables

Table 93.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat	400
	package mechanical data	182
Table 94.	UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array	
	package mechanical data	185
Table 95.	UFBGA64 recommended PCB design rules (0.5 mm pitch BGA)	185
Table 96.	WLCSP64 - 64-ball, 3.141 x 3.127 mm, 0.35 mm pitch wafer level chip scale	
	package mechanical data	187
Table 97.	WLCSP64 recommended PCB design rules (0.35 mm pitch)	
Table 98.	WLCSP49 - 49-ball, 3.141 x 3.127 mm, 0.4 mm pitch wafer level chip scale	
	package mechanical data	191
Table 99.	WLCSP49 recommended PCB design rules (0.4 mm pitch)	
Table 100.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
	mechanical data	194
Table 101.	UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
Table 101.	package mechanical data	197
Table 102.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	157
Table 102.		200
T-1-1- 400	package mechanical data	
Table 103.	Package thermal characteristics	
Table 104.	STM32L431xx ordering information scheme	205
Table 105.	Document revision history	206



List of figures STM32L431xx

# List of figures

Figure 1.	STM32L431xx block diagram	
Figure 2.	Power supply overview	21
Figure 3.	Clock tree	34
Figure 4.	Voltage reference buffer	39
Figure 5.	STM32L431Vx LQFP100 pinout <sup>(1)</sup>	54
Figure 6.	STM32L431Vx UFBGA100 ballout <sup>(1)</sup>	55
Figure 7.	STM32L431Rx LQFP64 pinout <sup>(1)</sup>	55
Figure 8.	STM32L431Rx UFBGA64 ballout <sup>(1)</sup>	56
Figure 9.	STM32L431Rx WLCSP64 pinout <sup>(1)</sup>	56
Figure 10.	STM32L431Cx WLCSP49 pinout <sup>(1)</sup>	56
Figure 11.	STM32L431Cx LQFP48 pinout <sup>(1)</sup>	57
Figure 12.	STM32L431Cx UFQFPN48 pinout <sup>(1)</sup>	57
Figure 13.	STM32L431Kx UFQFPN32 pinout <sup>(1)</sup>	58
Figure 14.	STM32L431xx memory map	
Figure 15.	Pin loading conditions	
Figure 16.	Pin input voltage	
Figure 17.	Power supply scheme	
Figure 18.	Current consumption measurement scheme	
Figure 19.	VREFINT versus temperature	
Figure 20.	High-speed external clock source AC timing diagram	
Figure 21.	Low-speed external clock source AC timing diagram	
Figure 22.	Typical application with an 8 MHz crystal	
Figure 23.	Typical application with a 32.768 kHz crystal	
Figure 24.	HSI16 frequency versus temperature	
Figure 25.	Typical current consumption versus MSI frequency	
Figure 26.	HSI48 frequency versus temperature	
Figure 27.	I/O input characteristics	
Figure 28.	I/O AC characteristics definition <sup>(1)</sup>	135
Figure 29.	Recommended NRST pin protection	
Figure 30.	ADC accuracy characteristics	
Figure 31.	Typical connection diagram using the ADC	
Figure 32.	12-bit buffered / non-buffered DAC	
Figure 33.	SPI timing diagram - slave mode and CPHA = 0	
Figure 34.	SPI timing diagram - slave mode and CPHA = 1	
Figure 35.	SPI timing diagram - master mode	
Figure 36.	Quad SPI timing diagram - SDR mode	
Figure 37.	Quad SPI timing diagram - DDR mode	
Figure 37.	SAI master timing waveforms	
Figure 39.	SAI master timing waveforms	
Figure 40.	SDIO high-speed mode	
	<del>-</del> '	
Figure 41. Figure 42.	SD default mode	
Figure 42.		170
rigule 43.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat	177
Eigure 44	recommended footprint	
Figure 44.	LQFP100 marking (package top view)	1/8
Figure 45.		170
Eigure 46	array package outline	179
Figure 46.	OFDGATOO - TOO-DAII, T X T TIITII, O.SO TIITII PILCTI, UILTA TIITIE PILCTI DAII GITO	



STM32L431xx List of figures

	array package recommended footprint	
Figure 47.	UFBGA100 marking (package top view)	
Figure 48.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline	. 182
Figure 49.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package	
	recommended footprint	
Figure 50.	LQFP64 marking (package top view)	. 184
Figure 51.	UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid	
	array package outline	. 184
Figure 52.	UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid	
	array package recommended footprint	
Figure 53.	UFBGA64 marking (package top view)	. 186
Figure 54.	WLCSP64 - 64-ball, 3.141 x 3.127 mm, 0.35 mm pitch wafer level chip scale	
	package outline	. 187
Figure 55.	WLCSP64 - 64-ball, 3.141 x 3.127 mm, 0.35 mm pitch wafer level chip scale	
	package recommended footprint	
Figure 56.	WLCSP64 marking (package top view)	. 189
Figure 57.	WLCSP49 - 49-ball, 3.141 x 3.127 mm, 0.4 mm pitch wafer level chip scale	
	package outline	. 190
Figure 58.	WLCSP49 - 49-ball, 3.141 x 3.127 mm, 0.4 mm pitch wafer level chip scale	404
	package recommended footprint	
Figure 59.	WLCSP49 marking (package top view)	
Figure 60.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline	. 193
Figure 61.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	40=
E: 00	recommended footprint	
Figure 62.	LQFP48 marking (package top view)	. 195
Figure 63.	UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	400
E: 04	package outline.	. 196
Figure 64.	UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	407
E: 05	package recommended footprint	
Figure 65.	UFQFPN48 marking (package top view)	. 198
Figure 66.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	400
F: 07	package outline.	. 198
Figure 67.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	000
Figure 60	package recommended footprint	
Figure 68.	UFQFPN32 marking (package top view)	
Figure 69.	LQFP64 P <sub>D</sub> max vs. T <sub>A</sub>	. 204



Introduction STM32L431xx

# 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32L431xx microcontrollers.

This document should be read in conjunction with the STM32L43xxx/44xxx/45xxx/46xxx reference manual (RM0394). The reference manual is available from the STMicroelectronics website *www.st.com*.

For information on the  $\mathsf{ARM}^{\$}$   $\mathsf{Cortex}^{\$}$ -M4 core, please refer to the  $\mathsf{Cortex}^{\$}$ -M4 Technical Reference Manual, available from the www.arm.com website.





12/207 DocID028800 Rev 2

STM32L431xx Description

# 2 Description

The STM32L431xx devices are the ultra-low-power microcontrollers based on the high-performance ARM® Cortex®-M4 32-bit RISC core operating at a frequency of up to 80 MHz. The Cortex-M4 core features a Floating point unit (FPU) single precision which supports all ARM single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances application security.

The STM32L431xx devices embed high-speed memories (Flash memory up to 256 Kbyte, 64 Kbyte of SRAM), a Quad SPI flash memories interface (available on all packages) and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

The STM32L431xx devices embed several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection, proprietary code readout protection and Firewall.

The devices offer a fast 12-bit ADC (5 Msps), two comparators, one operational amplifier, two\_DAC channels, an internal voltage reference buffer, a low-power RTC, one general-purpose 32-bit timer, one 16-bit PWM timer dedicated to motor control, four general-purpose 16-bit timers, and two 16-bit low-power timers.

In addition, up to 21 capacitive sensing channels are available.

They also feature standard and advanced communication interfaces.

- Three I2Cs
- Three SPIs
- Three USARTs and one Low-Power UART.
- One SAI (Serial Audio Interfaces)
- One SDMMC
- One CAN
- One SWPMI (Single Wire Protocol Master Interface)

The STM32L431xx operates in the -40 to +85  $^{\circ}$ C (+105  $^{\circ}$ C junction), -40 to +105  $^{\circ}$ C (+125  $^{\circ}$ C junction) and -40 to +125  $^{\circ}$ C (+130  $^{\circ}$ C junction) temperature ranges from a 1.71 to 3.6 V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

Some independent power supplies are supported: analog independent supply input for ADC, DAC, OPAMP and comparators. A VBAT input allows to backup the RTC and backup registers.

The STM32L431xx family offers nine packages from 32 to 100-pin packages.

Table 2. STM32L431xx family device features and peripheral counts

Peripheral	STM32L431Vx	STM32L431Rx		1Vx STM32L431		STM32	L431Cx	STM32	L431Kx
Flash memory	256KB	128KB	256KB	128KB	256KB	128KB	256KB		
SRAM	64KB								
Quad SPI		Yes							



Description STM32L431xx

Table 2. STM32L431xx family device features and peripheral counts (continued)

Peripheral		STM32L431Vx	STM32L431Rx	STM32L431Cx	STM32L431Kx					
	Advanced control	1 (16-bit)								
	General purpose			16-bit) 32-bit)						
	Basic		2 (	16-bit)						
Timers	Low - power		2 (	16-bit)						
	SysTick timer		1							
	Watchdog timers (indepen dent, window)			2						
	SPI		3		2					
	I <sup>2</sup> C		3		2					
	USART		3		2					
Comm.	LPUART	1 1								
interfaces	SAI	1								
	CAN	1								
	SDMMC	,	10							
	SWPMI	Yes								
RTC		Yes								
Tamper pir	ıs	3	2	2	1					
Random g	enerator	Yes			l					
GPIOs Wakeup pi	ns	83 5	52 4	38 or 39 <sup>(1)</sup> 3	26 2					
Capacitive Number of	sensing	21	12	6	3					
12-bit ADC Number of		1 16	1 16	1 10	1 10					
12-bit DAC	channels	2								
Internal vo		Yes No								
Analog cor	mparator	2								
Operationa amplifiers	al	1								
Max. CPU	frequency	80 MHz								
Operating	voltage		1.71	to 3.6 V						

STM32L431xx Description

Table 2. STM32L431xx family device features and peripheral counts (continued)

Denimberal	OTMOOL 4041/-	OTMOOL 404 Dec	OTMOOL 4040	OTMOOL 40416						
Peripheral	STM32L431Vx	STM32L431Rx	STM32L431Cx	STM32L431Kx						
Operating temperature		Ambient operating temperature: -40 to 85 °C / -40 to 105 °C / -40 to 125 °C Junction temperature: -40 to 105 °C / -40 to 125 °C / -40 to 130 °C								
Packages	LQFP100 UFBGA100	WLCSP64 LQFP64 UFBGA64	WLCSP49 LQFP48 UFQFPN48	UFQFPN32						

<sup>1.</sup> For WLCSP49 package.

Description STM32L431xx




Figure 1. STM32L431xx block diagram

Note: AF: alternate function on I/O pins.

577

#### 3 Functional overview

# 3.1 ARM® Cortex®-M4 core with FPU

The ARM® Cortex®-M4 with FPU processor is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM® Cortex®-M4 with FPU 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

Its single precision FPU speeds up software development by using metalanguage development tools, while avoiding saturation.

With its embedded ARM core, the STM32L431xx family is compatible with all ARM tools and software.

*Figure 1* shows the general block diagram of the STM32L431xx family devices.

# 3.2 Adaptive real-time memory accelerator (ART Accelerator™)

The ART Accelerator™ is a memory accelerator which is optimized for STM32 industry-standard ARM® Cortex®-M4 processors. It balances the inherent performance advantage of the ARM® Cortex®-M4 over Flash memory technologies, which normally requires the processor to wait for the Flash memory at higher frequencies.

To release the processor near 100 DMIPS performance at 80MHz, the accelerator implements an instruction prefetch queue and branch cache, which increases program execution speed from the 64-bit Flash memory. Based on CoreMark benchmark, the performance achieved thanks to the ART accelerator is equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 80 MHz.

# 3.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

#### 3.4 **Embedded Flash memory**

STM32L431xx devices feature up to 256 Kbyte of embedded Flash memory available for storing programs and data in single bank architecture. The Flash memory contains 128 pages of 2 Kbyte.

Flexible protections can be configured thanks to option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels are available:
  - Level 0: no readout protection
  - Level 1: memory readout protection: the Flash memory cannot be read from or written to if either debug features are connected, boot in RAM or bootloader is selected
  - Level 2: chip readout protection: debug features (Cortex-M4 JTAG and serial wire), boot in RAM and bootloader selection are disabled (JTAG fuse). This selection is irreversible.

Table 3. Access status versus readout protection level and execution modes

Area	Protection level	U	ser executio	on	Debug, boot from RAM or boo from system memory (loader				
	ievei	Read	Write	Erase	Read	Write	Erase		

Area	Protection	U	ser executio	on	Debug, boot from RAM or boot from system memory (loader)				
	level	Read	Write	Erase	Read	Write	Erase		
Main	Main 1		Yes	Yes	No	No	No		
memory	2	Yes	Yes	Yes	N/A	N/A	N/A		
System	1	Yes	No	No	Yes	No	No		
memory	2	Yes	No	No	N/A	N/A	N/A		
Option	1	Yes	Yes	Yes	Yes	Yes	Yes		
bytes	2	Yes	No	No	N/A	N/A	N/A		
Backup	1	Yes	Yes	N/A <sup>(1)</sup>	No	No	N/A <sup>(1)</sup>		
registers	2	Yes	Yes	N/A	N/A	N/A	N/A		
CDAMO	1	Yes	Yes	Yes <sup>(1)</sup>	No	No	No <sup>(1)</sup>		
SRAM2	2	Yes	Yes	Yes	N/A	N/A	N/A		

<sup>1.</sup> Erased when RDP change from Level 1 to Level 0.

- Write protection (WRP): the protected area is protected against erasing and programming. Two areas can be selected, with 2-Kbyte granularity.
- Proprietary code readout protection (PCROP): a part of the flash memory can be protected against read and write from third parties. The protected area is execute-only: it can only be reached by the STM32 CPU, as an instruction code, while all other accesses (DMA, debug and CPU data read, write and erase) are strictly prohibited. The PCROP area granularity is 64-bit wide. An additional option bit (PCROP RDP) allows to select if the PCROP area is erased or not when the RDP protection is changed from Level 1 to Level 0.

18/207 DocID028800 Rev 2

The whole non-volatile memory embeds the error correction code (ECC) feature supporting:

- single error detection and correction
- double error detection.
- The address of the ECC fail can be read in the ECC register

#### 3.5 Embedded SRAM

STM32L431xx devices feature 64 Kbyte of embedded SRAM. This SRAM is split into two blocks:

- 48 Kbyte mapped at address 0x2000 0000 (SRAM1)
- 16 Kbyte located at address 0x1000 0000 with hardware parity check (SRAM2).

This memory is also mapped at address 0x2000 C000, offering a contiguous address space with the SRAM1 (16 Kbyte aliased by bit band)

This block is accessed through the ICode/DCode buses for maximum performance.

These 16 Kbyte SRAM can also be retained in Standby mode.

The SRAM2 can be write-protected with 1 Kbyte granularity.

The memory can be accessed in read/write at CPU clock speed with 0 wait states.

#### 3.6 Firewall

The device embeds a Firewall which protects code sensitive and secure data from any access performed by a code executed outside of the protected areas.

Each illegal access generates a reset which kills immediately the detected intrusion.

The Firewall main features are the following:

- Three segments can be protected and defined thanks to the Firewall registers:
  - Code segment (located in Flash or SRAM1 if defined as executable protected area)
  - Non-volatile data segment (located in Flash)
  - Volatile data segment (located in SRAM1)
- The start address and the length of each segments are configurable:
  - Code segment: up to 1024 Kbyte with granularity of 256 bytes
  - Non-volatile data segment: up to 1024 Kbyte with granularity of 256 bytes
  - Volatile data segment: up to 48 Kbyte with a granularity of 64 bytes
- Specific mechanism implemented to open the Firewall to get access to the protected areas (call gate entry sequence)
- Volatile data segment can be shared or not with the non-protected code
- Volatile data segment can be executed or not depending on the Firewall configuration

The Flash readout protection must be set to level 2 in order to reach the expected level of protection.

#### 3.7 Boot modes

At startup, BOOT0 pin or nSWBOOT0 option bit, and BOOT1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

BOOT0 value may come from the PH3-BOOT0 pin or from an option bit depending on the value of a user option bit to free the GPIO pad if needed.

A Flash empty check mechanism is implemented to force the boot from system flash if the first flash memory location is not programmed and if the boot selection is configured to boot from main flash.

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART, I2C, SPI or CAN.

# 3.8 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

# 3.9 Power supply management

#### 3.9.1 Power supply schemes

- V<sub>DD</sub> = 1.71 to 3.6 V: external power supply for I/Os (V<sub>DDIO1</sub>), the internal regulator and the system analog such as reset, power management and internal clocks. It is provided externally through VDD pins.
- V<sub>DDA</sub> = 1.62 V (ADCs/COMPs) / 1.8 (DACs/OPAMP) to 3.6 V: external analog power supply for ADCs, DACs, OPAMPs, Comparators and Voltage reference buffer. The V<sub>DDA</sub> voltage level is independent from the V<sub>DD</sub> voltage.
- V<sub>BAT</sub> = 1.55 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

Note: When the functions supplied by  $V_{DDA}$  are not used, this supply should preferably be shorted to  $V_{DD}$ .

Note: If these supplies are tied to ground, the I/Os supplied by these power supplies are not 5 V tolerant (refer to Table 19: Voltage characteristics).

Note:  $V_{DDIOx}$  is the I/Os general purpose digital functions supply.  $V_{DDIOx}$  represents  $V_{DDIO1}$ , with  $V_{DDIO1} = V_{DD}$ .

20/207 DocID028800 Rev 2




Figure 2. Power supply overview

#### 3.9.2 Power supply supervisor

The device has an integrated ultra-low-power brown-out reset (BOR) active in all modes except Shutdown and ensuring proper operation after power-on and during power down. The device remains in reset mode when the monitored supply voltage  $V_{DD}$  is below a specified threshold, without the need for an external reset circuit.

The lowest BOR level is 1.71V at power on, and other higher thresholds can be selected through option bytes. The device features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}$  power supply and compares it to the VPVD threshold. An interrupt can be generated when  $V_{DD}$  drops below the VPVD threshold and/or when  $V_{DD}$  is higher than the VPVD threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

In addition, the device embeds a Peripheral Voltage Monitor which compares the independent supply voltage  $V_{DDA}$  with a fixed threshold in order to ensure that the peripheral is in its functional supply range.

# 3.9.3 Voltage regulator

Two embedded linear voltage regulators supply most of the digital circuitries: the main regulator (MR) and the low-power regulator (LPR).

- The MR is used in the Run and Sleep modes and in the Stop 0 mode.
- The LPR is used in Low-Power Run, Low-Power Sleep, Stop 1 and Stop 2 modes. It is also used to supply the 16 Kbyte SRAM2 in Standby with SRAM2 retention.
- Both regulators are in power-down in Standby and Shutdown modes: the regulator output is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption.

The ultralow-power STM32L431xx supports dynamic voltage scaling to optimize its power consumption in run mode. The voltage from the Main Regulator that supplies the logic  $(V_{CORE})$  can be adjusted according to the system's maximum operating frequency.

There are two power consumption ranges:

- Range 1 with the CPU running at up to 80 MHz.
- Range 2 with a maximum CPU frequency of 26 MHz. All peripheral clocks are also limited to 26 MHz.

The  $V_{CORE}$  can be supplied by the low-power regulator, the main regulator being switched off. The system is then in Low-power run mode.

 Low-power run mode with the CPU running at up to 2 MHz. Peripherals with independent clock can be clocked by HSI16.

#### 3.9.4 Low-power modes

The ultra-low-power STM32L431xx supports seven low-power modes to achieve the best compromise between low-power consumption, short startup time, available peripherals and available wakeup sources.

57



Table 4. STM32L431xx modes overview

Mode	Regulator <sup>(1)</sup>	CPU	Flash	SRAM	Clocks	DMA & Peripherals <sup>(2)</sup>	Wakeup source	Consumption <sup>(3)</sup>	Wakeup time	
Run	MR range 1	Yes	ON <sup>(4)</sup>	ON	Any	All	N/A	97 μA/MHz	N/A	
Kuii	MR range2	163	ON	ON	Ally	All except RNG	IW/A	84 µA/MHz	N/A	
LPRun	LPR	Yes	ON <sup>(4)</sup>	ON	Any except PLL	All except USB_FS, RNG	N/A	94 μA/MHz	to Range 1: 4 μs to Range 2: 64 μs	
Sleep	MR range 1	No	ON <sup>(4)</sup>	ON <sup>(5)</sup>	Λny	All	Any interrupt or	28 μA/MHz	6 cycles	
Sieep	MR range2	INO	ON	OIN	Any	All except RNG	event	26 μA/MHz	6 cycles	
LPSleep	LPR	No	ON <sup>(4)</sup>	ON <sup>(5)</sup>	Any except PLL	All except USB_FS, RNG	Any interrupt or event	29 μA/MHz	6 cycles	
Stop 0	MR Range 1	No	OFF	ON	LSE	BOR, PVD, PVM RTC, IWDG COMPx (x=1,2) DACx (x=1,2) OPAMPx (x=1) USARTx (x=13) <sup>(6)</sup>	Reset pin, all I/Os BOR, PVD, PVM RTC, IWDG COMPx (x=12) USARTx (x=13) <sup>(6)</sup>	TBD	2.4 μs in SRAM	
Slop 0	MR Range 2		No OFF		LSI	LPUART1 <sup>(6)</sup> I2Cx (x=13) <sup>(7)</sup> LPTIMx (x=1,2) ***  All other peripherals are frozen.	LPUART1 <sup>(6)</sup> 12Cx (x=13) <sup>(7)</sup> LPTIMx (x=1,2) SWPMI1 <sup>(8)</sup>	108 μΑ	4.1 μs in Flash	

**Functional overview** 

Mode	Regulator <sup>(1)</sup>	СРИ	Flash	SRAM	Clocks	DMA & Peripherals <sup>(2)</sup>	Wakeup source	Consumption <sup>(3)</sup>	Wakeup time
Stop 1	LPR	No	Off	ON	LSE LSI	BOR, PVD, PVM RTC, IWDG COMPx (x=1,2) DACx (x=1,2) OPAMPx (x=1) USARTx (x=13) <sup>(6)</sup> LPUART1 <sup>(6)</sup> I2Cx (x=13) <sup>(7)</sup> LPTIMx (x=1,2) *** All other peripherals are frozen.	Reset pin, all I/Os BOR, PVD, PVM RTC, IWDG COMPx (x=12) USARTx (x=13) <sup>(6)</sup> LPUART1 <sup>(6)</sup> I2Cx (x=13) <sup>(7)</sup> LPTIMx (x=1,2) SWPMI1 <sup>(8)</sup>	4.34 μA w/o RTC 4.63 μA w RTC	6.3 μs in SRAM 7.8 μs in Flash
Stop 2	LPR	No	Off	ON	LSE LSI	BOR, PVD, PVM RTC, IWDG COMPx (x=12) I2C3 <sup>(7)</sup> LPUART1 <sup>(6)</sup> LPTIM1 *** All other peripherals are frozen.	Reset pin, all I/Os BOR, PVD, PVM RTC, IWDG COMPx (x=12) I2C3 <sup>(7)</sup> LPUART1 <sup>(6)</sup> LPTIM1	1.3 μA w/o RTC 1.4 μA w/RTC	6.8 μs in SRAM 8.2 μs in Flash





#### Table 4. STM32L431xx modes overview (continued)

Mode	Regulator <sup>(1)</sup>	CPU	Flash	SRAM	Clocks	DMA & Peripherals <sup>(2)</sup>	Wakeup source	Consumption <sup>(3)</sup>	Wakeup time	
Standby	LPR			SRAM 2 ON		BOR, RTC, IWDG  ***	5	0.20 μA w/o RTC 0.46 μA w/ RTC		
	OFF	Power ed Off	Off	Power ed Off	LSE LSI	All other peripherals are powered off.  ***  I/O configuration can be floating, pull-up or pull-down	Reset pin 5 I/Os (WKUPx) <sup>(9)</sup> BOR, RTC, IWDG	0.03 μA w/o RTC 0.29 μA w/ RTC	12.2 μs	
Shutdown	OFF	Power ed Off	I ()TT	Power ed Off	LSE	RTC ***  All other peripherals are powered off.  ***  I/O configuration can be floating, pull-up or pull-down <sup>(10)</sup>	Reset pin 5 I/Os (WKUPx) <sup>(9)</sup> RTC	0.01 μA w/o RTC 0.20 μA w/ RTC	262 μs	

- 1. LPR means Main regulator is OFF and Low-power regulator is ON.
- 2. All peripherals can be active or clock gated to save power consumption.
- 3. Typical current at  $V_{DD}$  = 1.8 V, 25°C. Consumptions values provided running from SRAM, Flash memory Off, 80 MHz in Range 1, 26 MHz in Range 2, 2 MHz in LPRun/LPSleep.
- 4. The Flash memory can be put in power-down and its clock can be gated off when executing from SRAM.
- 5. The SRAM1 and SRAM2 clocks can be gated on or off independently.
- 6. U(S)ART and LPUART reception is functional in Stop mode, and generates a wakeup interrupt on Start, address match or received frame event.
- 7. I2C address detection is functional in Stop mode, and generates a wakeup interrupt in case of address match.
- 8. SWPMI1 wakeup by resume from suspend.
- 9. The I/Os with wakeup from Standby/Shutdown capability are: PA0, PC13, PE6, PA2, PC5.
- 10. I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode but the configuration is lost when exiting the Shutdown mode.

By default, the microcontroller is in Run mode after a system or a power Reset. It is up to the user to select one of the low-power modes described below:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

#### • Low-power run mode

This mode is achieved with  $V_{CORE}$  supplied by the low-power regulator to minimize the regulator's operating current. The code can be executed from SRAM or from Flash, and the CPU frequency is limited to 2 MHz. The peripherals with independent clock can be clocked by HSI16.

#### Low-power sleep mode

This mode is entered from the low-power run mode. Only the CPU clock is stopped. When wakeup is triggered by an event or an interrupt, the system reverts to the low-power run mode.

#### • Stop 0, Stop 1 and Stop 2 modes

Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the  $V_{CORE}$  domain are stopped, the PLL, the MSI RC, the HSI16 RC and the HSE crystal oscillators are disabled. The LSE or LSI is still running.

The RTC can remain active (Stop mode with RTC, Stop mode without RTC).

Some peripherals with wakeup capability can enable the HSI16 RC during Stop mode to detect their wakeup condition.

Three Stop modes are available: Stop 0, Stop 1 and Stop 2 modes. In Stop 2 mode, most of the  $V_{\rm CORE}$  domain is put in a lower leakage mode.

Stop 1 offers the largest number of active peripherals and wakeup sources, a smaller wakeup time but a higher consumption than Stop 2. In Stop 0 mode, the main regulator remains ON, allowing a very fast wakeup time but with much higher consumption.

The system clock when exiting from Stop 0, Stop 1 or Stop 2 modes can be either MSI up to 48 MHz or HSI16, depending on software configuration.

#### Standby mode

The Standby mode is used to achieve the lowest power consumption with BOR. The internal regulator is switched off so that the  $V_{CORE}$  domain is powered off. The PLL, the MSI RC, the HSI16 RC and the HSE crystal oscillators are also switched off.

The RTC can remain active (Standby mode with RTC, Standby mode without RTC).

The brown-out reset (BOR) always remains active in Standby mode.

The state of each I/O during standby mode can be selected by software: I/O with internal pull-up, internal pull-down or floating.

After entering Standby mode, SRAM1 and register contents are lost except for registers in the Backup domain and Standby circuitry. Optionally, SRAM2 can be retained in Standby mode, supplied by the low-power Regulator (Standby with SRAM2 retention mode).

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, WKUP pin event (configurable rising or falling edge), or an RTC event occurs (alarm, periodic wakeup, timestamp, tamper) or a failure is detected on LSE (CSS on LSE).

The system clock after wakeup is MSI up to 8 MHz.



#### • Shutdown mode

The Shutdown mode allows to achieve the lowest power consumption. The internal regulator is switched off so that the  $V_{CORE}$  domain is powered off. The PLL, the HSI16, the MSI, the LSI and the HSE oscillators are also switched off.

The RTC can remain active (Shutdown mode with RTC, Shutdown mode without RTC).

The BOR is not available in Shutdown mode. No power voltage monitoring is possible in this mode, therefore the switch to Backup domain is not supported.

SRAM1, SRAM2 and register contents are lost except for registers in the Backup domain.

The device exits Shutdown mode when an external reset (NRST pin), a WKUP pin event (configurable rising or falling edge), or an RTC event occurs (alarm, periodic wakeup, timestamp, tamper).

The system clock after wakeup is MSI at 4 MHz.



Table 5. Functionalities depending on the working mode<sup>(1)</sup>

			ionantie		Stop			p 2		dby	Shute	down	
Peripheral	Run	Sleep	Low- power run	Low- power sleep	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	VBAT
CPU	Υ	-	Y	ı	-	-	-	-	-	-	-	-	-
Flash memory (up to 256 KB)	O <sup>(2)</sup>	O <sup>(2)</sup>	O <sup>(2)</sup>	O <sup>(2)</sup>	-	,	-	-	-	-	-	,	-
SRAM1 (48 KB)	Υ	Y <sup>(3)</sup>	Y	Y <sup>(3)</sup>	Υ	-	Υ	-	-	-	-	-	-
SRAM2 (16 KB)	Υ	Y <sup>(3)</sup>	Y	Y <sup>(3)</sup>	Υ	-	Υ	-	O <sup>(4)</sup>	-	-	-	-
Quad SPI	0	0	0	0	-	-	-	-	-	-	-	-	-
Backup Registers	Υ	Y	Y	Y	Υ	-	Υ	-	Y	-	Υ	-	Υ
Brown-out reset (BOR)	Υ	Y	Y	Y	Y	Υ	Y	Y	Y	Y	-	-	-
Programmable Voltage Detector (PVD)	0	0	0	0	0	0	0	0	-	-	-	,	-
Peripheral Voltage Monitor (PVMx; x=1,3,4)	0	0	0	0	0	0	0	0	-	-	-	,	-
DMA	0	0	0	0	-	-	-	-	-	-	-	-	-
High Speed Internal (HSI16)	0	0	0	0	(5)	,	(5)	-	-	-	-	,	-
Oscillator RC48	0	0	-	-	-	-	-	-	-	-	-	-	-
High Speed External (HSE)	0	0	0	0	-	-	-	-	-	-	-	-	-
Low Speed Internal (LSI)	0	0	0	0	0	,	0	-	0	-	-	,	-
Low Speed External (LSE)	0	0	0	0	0	,	0	-	0	-	0	,	0
Multi-Speed Internal (MSI)	0	0	0	0	-	,	-	-	-	-	-	,	-
Clock Security System (CSS)	0	0	0	0	-	-	-	-	-	-	-	-	-
Clock Security System on LSE	0	0	0	0	0	0	0	0	0	0	-	-	-
RTC / Auto wakeup	0	0	0	0	0	0	0	0	0	0	0	0	0
Number of RTC Tamper pins	3	3	3	3	3	0	3	0	3	0	3	0	3
USARTx (x=1,2,3)	0	0	0	0	O <sup>(6)</sup>	O <sup>(6)</sup>	-	-	-	-	-	-	-

28/207 DocID028800 Rev 2

Table 5. Functionalities depending on the working mode<sup>(1)</sup> (continued)

			iles dep		Stop		Sto			ndby		down	
Peripheral	Run	Sleep	Low- power run	Low- power sleep	-	Wakeup capability	1	Wakeup capability	-	Wakeup capability	-	Wakeup capability	VBAT
Low-power UART (LPUART)	0	0	0	0	O <sup>(6)</sup>	O <sup>(6)</sup>	O <sup>(6)</sup>	O <sup>(6)</sup>	-	-	-	-	-
I2Cx (x=1,2)	0	0	0	0	O <sup>(7)</sup>	O <sup>(7)</sup>	-		-	-	-	1	-
I2C3	0	0	0	0	O <sup>(7)</sup>	O <sup>(7)</sup>	O <sup>(7)</sup>	O <sup>(7)</sup>	-	-	-	-	-
SPIx (x=1,2,3)	0	0	0	0	-	-	-	-	-	-	-	-	-
CAN	0	0	0	0	-	-	-	-	-	-	-	-	-
SDMMC1	0	0	0	0	-	-	-	-	-	-	-	-	-
SWPMI1	0	0	0	0	-	0	-	-	-	-	-	-	-
SAIx (x=1)	0	0	0	0	-	-	-	-	-	-	-	-	-
ADCx (x=1)	0	0	0	0	-	-	-	-	-	-	-	-	-
DACx (x=1,2)	0	0	0	0	0	-	-	-	-	-	-	-	-
VREFBUF	0	0	0	0	0	-	-	-	-	-	-	-	-
OPAMPx (x=1)	0	0	0	0	0	-	-	-	-	-	-	-	-
COMPx (x=1,2)	0	0	0	0	0	0	0	0	-	-	-	-	-
Temperature sensor	0	0	0	0	-	-	-	-	-	-	-	-	-
Timers (TIMx)	0	0	0	0	-	-	-	-	-	-	-	-	-
Low-power timer 1 (LPTIM1)	0	0	0	0	0	0	0	0	-	-	-	1	-
Low-power timer 2 (LPTIM2)	0	0	0	0	0	0	ı	1	-	-	ı		-
Independent watchdog (IWDG)	0	0	0	0	0	0	0	0	0	0	-	-	-
Window watchdog (WWDG)	0	0	0	0	-	,	1	,	-	-	-		-
SysTick timer	0	0	0	0	-	1	-		-	-	-	1	-
Touch sensing controller (TSC)	0	0	0	0	-	-	-	-	-	-	-		-
Random number generator (RNG)	O <sup>(8)</sup>	O <sup>(8)</sup>	-	-	-	-	-	-	-	-	-	-	-
CRC calculation unit	0	0	0	0	-	-	-	-	-	-	-	-	-
GPIOs	0	0	0	0	0	0	0	0	(9)	5 pins (10)	(11)	5 pins (10)	-

- 1. Legend: Y = Yes (Enable). O = Optional (Disable by default. Can be enabled by software). = Not available.
- 2. The Flash can be configured in power-down mode. By default, it is not in power-down mode.
- 3. The SRAM clock can be gated on or off.
- 4. SRAM2 content is preserved when the bit RRS is set in PWR\_CR3 register.
- Some peripherals with wakeup from Stop capability can request HSI16 to be enabled. In this case, HSI16 is woken up by the peripheral, and only feeds the peripheral which requested it. HSI16 is automatically put off when the peripheral does not need it anymore.
- UART and LPUART reception is functional in Stop mode, and generates a wakeup interrupt on Start, address match or received frame event.
- 7. I2C address detection is functional in Stop mode, and generates a wakeup interrupt in case of address match.
- 8. Voltage scaling Range 1 only.
- 9. I/Os can be configured with internal pull-up, pull-down or floating in Standby mode.
- 10. The I/Os with wakeup from Standby/Shutdown capability are: PA0, PC13, PE6, PA2, PC5.
- 11. I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode but the configuration is lost when exiting the Shutdown mode.

#### 3.9.5 Reset mode

In order to improve the consumption under reset, the I/Os state under and after reset is "analog state" (the I/O schmitt trigger is disable). In addition, the internal reset pull-up is deactivated when the reset source is internal.

#### 3.9.6 VBAT operation

The VBAT pin allows to power the device VBAT domain from an external battery, an external supercapacitor, or from  $V_{DD}$  when no external battery and an external supercapacitor are present. The VBAT pin supplies the RTC with LSE and the backup registers. Three antitamper detection pins are available in VBAT mode.

VBAT operation is automatically activated when V<sub>DD</sub> is not present.

An internal VBAT battery charging circuit is embedded and can be activated when  $V_{\text{DD}}$  is present.

Note:

When the microcontroller is supplied from VBAT, external interrupts and RTC alarm/events do not exit it from VBAT operation.

#### 3.10 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, low-power run and sleep, Stop 0, Stop 1 and Stop 2 modes.

57

Table 6. STM32L431xx peripherals interconnect matrix

Table 6. STM32L431XX peripherals interconnect matrix										
Interconnect source	Interconnect Interconnect action			Sleep	Low-power run	Low-power sleep	Stop 0 / Stop 1	Stop 2		
	TIMx	Timers synchronization or chaining	Υ	Υ	Υ	Υ	-	-		
TIMx	ADCx DACx	Conversion triggers	Υ	Υ	Υ	Υ	-	-		
	DMA	Memory to memory transfer trigger	Υ	Υ	Υ	Υ	-	-		
	COMPx	Comparator output blanking	Υ	Υ	Υ	Υ	-	-		
TIM15/TIM16	IRTIM	Infrared interface output generation	Υ	Υ	Υ	Υ	-	-		
COMPx	TIM1 Timer input channel, trigger, break from analog signals comparison		Y	Υ	Υ	Υ	1	-		
COMPX	LPTIMERx Low-power timer triggered by analog signals comparison		Y	Υ	Υ	Υ	Υ	Y (1)		
ADCx	TIM1	Timer triggered by analog watchdog	Υ	Υ	Υ	Υ	-	-		
	TIM16	Timer input channel from RTC events	Υ	Υ	Υ	Υ	-	-		
RTC	LPTIMERx Low-power timer triggered by RTC alarms or tampers		Υ	Υ	Υ	Υ	Υ	Y (1)		
All clocks sources (internal and external)	TIM2 TIM15, 16	Clock source used as input channel for RC measurement and trimming	Υ	Υ	Υ	Υ	1	-		
CSS CPU (hard fault) RAM (parity error) Flash memory (ECC error) COMPx PVD	TIM1 TIM15,16	Timer break	Y	<b>Y</b>	~	~	ı	-		
	TIMx	External trigger	Υ	Υ	Υ	Υ	-	-		
GPIO	LPTIMERX	External trigger	Υ	Υ	Υ	Υ	Υ	Y (1)		
- Ci 10	ADCx DACx	Conversion external trigger	Y	Υ	Υ	Υ	1	-		

<sup>1.</sup> LPTIM1 only.

## 3.11 Clocks and startup

The clock controller (see *Figure 3*) distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching:** clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management:** to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock source: four different clock sources can be used to drive the master clock SYSCLK:
  - 4-48 MHz high-speed external crystal or ceramic resonator (HSE), that can supply a PLL. The HSE can also be configured in bypass mode for an external clock.
  - 16 MHz high-speed internal RC oscillator (HSI16), trimmable by software, that can supply a PLL
  - Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 12 frequencies from 100 kHz to 48 MHz. When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be automatically trimmed by hardware to reach better than ±0.25% accuracy. The MSI can supply a PLL.
  - System PLL which can be fed by HSE, HSI16 or MSI, with a maximum frequency at 80 MHz.
- RC48 with clock recovery system (HSI48): internal RC48 MHz clock source can be used to drive the SDMMC or the RNG peripherals. This clock can be output on the MCO.
- Auxiliary clock source: two ultralow-power clock sources that can be used to drive the real-time clock:
  - 32.768 kHz low-speed external crystal (LSE), supporting four drive capability modes. The LSE can also be configured in bypass mode for an external clock.
  - 32 kHz low-speed internal RC (LSI), also used to drive the independent watchdog.
     The LSI clock accuracy is ±5% accuracy.
- Peripheral clock sources: Several peripherals (SDMMC, RNG, SAI, USARTs, I2Cs, LPTimers, ADC, SWPMI) have their own independent clock whatever the system clock. Two PLLs, each having three independent outputs allowing the highest flexibility, can generate independent clocks for the ADC, the SDMMC/RNG and the SAI.
- **Startup clock:** after reset, the microcontroller restarts by default with an internal 4 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): this feature can be enabled by software. If a HSE clock failure occurs, the master clock is automatically switched to HSI16 and a software


32/207 DocID028800 Rev 2

interrupt is generated if enabled. LSE failure can also be detected and generated an interrupt.

- Clock-out capability:
  - MCO: microcontroller clock output: it outputs one of the internal clocks for external use by the application
  - LSCO: low speed clock output: it outputs LSI or LSE in all low-power modes (except VBAT).

Several prescalers allow to configure the AHB frequency, the high speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 80 MHz.

Figure 3. Clock tree



## 3.12 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. Fast I/O toggling can be achieved thanks to their mapping on the AHB2 bus.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

## 3.13 Direct memory access controller (DMA)

The device embeds 2 DMAs. Refer to *Table 7: DMA implementation* for the features implementation.

Direct memory access (DMA) is used in order to provide high-speed data transfer between peripherals and memory as well as memory to memory. Data can be quickly moved by DMA without any CPU actions. This keeps CPU resources free for other operations.

The two DMA controllers have 14 channels in total, each dedicated to managing memory access requests from one or more peripherals. Each has an arbiter for handling the priority between DMA requests.

#### The DMA supports:

- 14 independently configurable channels (requests)
- Each channel is connected to dedicated hardware DMA requests, software trigger is also supported on each channel. This configuration is done by software.
- Priorities between requests from channels of one DMA are software programmable (4 levels consisting of very high, high, medium, low) or hardware in case of equality (request 1 has priority over request 2, etc.)
- Independent source and destination transfer size (byte, half word, word), emulating packing and unpacking. Source/destination addresses must be aligned on the data size.
- Support for circular buffer management
- 3 event flags (DMA Half Transfer, DMA Transfer complete and DMA Transfer Error) logically ORed together in a single interrupt request for each channel
- Memory-to-memory transfer
- Peripheral-to-memory and memory-to-peripheral, and peripheral-to-peripheral transfers
- Access to Flash, SRAM, APB and AHB peripherals as source and destination
- Programmable number of data to be transferred: up to 65536.

**Table 7. DMA implementation** 

DMA features	DMA1	DMA2
Number of regular channels	7	7

### 3.14 Interrupts and events

#### 3.14.1 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 67 maskable interrupt channels plus the 16 interrupt lines of the Cortex<sup>®</sup>-M4.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

#### 3.14.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 37 edge detector lines used to generate interrupt/event requests and wake-up the system from Stop mode. Each external line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently A pending register maintains the status of the interrupt requests. The internal lines are connected to peripherals with wakeup from Stop mode capability. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 83 GPIOs can be connected to the 16 external interrupt lines.

36/207 DocID028800 Rev 2

## 3.15 Analog to digital converter (ADC)

The device embeds a successive approximation analog-to-digital converter with the following features:

- 12-bit native resolution, with built-in calibration
- 5.33 Msps maximum conversion rate with full resolution
  - Down to 18.75 ns sampling time
  - Increased conversion rate for lower resolution (up to 8.88 Msps for 6-bit resolution)
- Up to 16 external channels.
- 5 internal channels: internal reference voltage, temperature sensor, VBAT/3, DAC1 and DAC2 outputs.
- One external reference pin is available on some package, allowing the input voltage range to be independent from the power supply
- Single-ended and differential mode inputs
- Low-power design
  - Capable of low-current operation at low conversion rate (consumption decreases linearly with speed)
  - Dual clock domain architecture: ADC speed independent from CPU frequency
- Highly versatile digital interface
  - Single-shot or continuous/discontinuous sequencer-based scan mode: 2 groups of analog signals conversions can be programmed to differentiate background and high-priority real-time conversions
  - ADC supports multiple trigger inputs for synchronization with on-chip timers and external signals
  - Results stored into data register or in RAM with DMA controller support
  - Data pre-processing: left/right alignment and per channel offset compensation
  - Built-in oversampling unit for enhanced SNR
  - Channel-wise programmable sampling time
  - Three analog watchdog for automatic voltage monitoring, generating interrupts and trigger for selected timers
  - Hardware assistant to prepare the context of the injected channels to allow fast context switching

#### 3.15.1 Temperature sensor

The temperature sensor (TS) generates a voltage V<sub>TS</sub> that varies linearly with temperature.

The temperature sensor is internally connected to the ADC1\_IN17 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value nameDescriptionMemory addressTS\_CAL1TS\_ADC raw data acquired at a temperature of 30 °C ( $\pm$  5 °C),  $V_{DDA} = V_{REF+} = 3.0 \text{ V } (\pm$  10 mV)0x1FFF 75A8 - 0x1FFF 75A9TS\_CAL2TS\_ADC raw data acquired at a temperature of 130 °C ( $\pm$  5 °C),  $V_{DDA} = V_{REF+} = 3.0 \text{ V } (\pm$  10 mV)0x1FFF 75CA - 0x1FFF 75CB

Table 8. Temperature sensor calibration values

## 3.15.2 Internal voltage reference (V<sub>REFINT</sub>)

The internal voltage reference (VREFINT) provides a stable (bandgap) voltage output for the ADC and Comparators. VREFINT is internally connected to the ADC1\_IN0 input channel. The precise voltage of VREFINT is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 9. Internal voltage reference calibration values

Calibration value name	Description	Memory address
VREFINT	Raw data acquired at a temperature of 30 °C (± 5 °C), V <sub>DDA</sub> = V <sub>REF+</sub> = 3.0 V (± 10 mV)	0x1FFF 75AA - 0x1FFF 75AB

#### 3.15.3 V<sub>BAT</sub> battery voltage monitoring

This embedded hardware feature allows the application to measure the  $V_{BAT}$  battery voltage using the internal ADC channel ADC1\_IN18. As the  $V_{BAT}$  voltage may be higher than  $V_{DDA}$ , and thus outside the ADC input range, the VBAT pin is internally connected to a bridge divider by 3. As a consequence, the converted digital value is one third the  $V_{BAT}$  voltage.

# 3.16 Digital to analog converter (DAC)

Two 12-bit buffered DAC channels can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital interface supports the following features:

- Up to two DAC output channels
- 8-bit or 12-bit output mode
- Buffer offset calibration (factory and user trimming)
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- External triggers for conversion
- Sample and hold low-power mode, with internal or external capacitor

The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

## 3.17 Voltage reference buffer (VREFBUF)

The STM32L431xx devices embed an voltage reference buffer which can be used as voltage reference for ADCs, DACs and also as voltage reference for external components through the VREF+ pin.

The internal voltage reference buffer supports two voltages:

- 2.048 V
- 2.5 V

An external voltage reference can be provided through the VREF+ pin when the internal voltage reference buffer is off.

The VREF+ pin is double-bonded with VDDA on some packages. In these packages the internal voltage reference buffer is not available.

VREFBUF
VDDA DAC, ADC
Bandgap
Low frequency cut-off capacitor

MSv40197V1

Figure 4. Voltage reference buffer

#### 3.18 Comparators (COMP)

The STM32L431xx devices embed two rail-to-rail comparators with programmable reference voltage (internal or external), hysteresis and speed (low speed for low-power) and with selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- DAC output channels
- Internal reference voltage or submultiple (1/4, 1/2, 3/4).

All comparators can wake up from Stop mode, generate interrupts and breaks for the timers and can be also combined into a window comparator.

## 3.19 Operational amplifier (OPAMP)

The STM32L431xx embeds one operational amplifier with external or internal follower routing and PGA capability.

The operational amplifier features:

- Low input bias current
- Low offset voltage
- Low-power mode
- Rail-to-rail input

## 3.20 Touch sensing controller (TSC)

The touch sensing controller provides a simple solution for adding capacitive sensing functionality to any application. Capacitive sensing technology is able to detect finger presence near an electrode which is protected from direct touch by a dielectric (glass, plastic, ...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library which is free to use and allows touch sensing functionality to be implemented reliably in the end application.

The main features of the touch sensing controller are the following:

- Proven and robust surface charge transfer acquisition principle
- Supports up to 21 capacitive sensing channels
- Up to 3 capacitive sensing channels can be acquired in parallel offering a very good response time
- Spread spectrum feature to improve system robustness in noisy environments
- Full hardware management of the charge transfer acquisition sequence
- Programmable charge transfer frequency
- Programmable sampling capacitor I/O pin
- Programmable channel I/O pin
- Programmable max count value to avoid long acquisition when a channel is faulty
- Dedicated end of acquisition and max count error flags with interrupt capability
- One sampling capacitor for up to 3 capacitive sensing channels to reduce the system components
- Compatible with proximity, touchkey, linear and rotary touch sensor implementation
- Designed to operate with STMTouch touch sensing firmware library

Note:

The number of capacitive sensing channels is dependent on the size of the packages and subject to I/O availability.

## 3.21 Random number generator (RNG)

All devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

# 3.22 Timers and watchdogs

The STM32L431xx includes one advanced control timers, up to five general-purpose timers, two basic timers, two low-power timers, two watchdog timers and a SysTick timer. The table below compares the features of the advanced control, general purpose and basic timers.

Table 10. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complementary outputs
Advanced control	TIM1	16-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	3
General- purpose	TIM2	32-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	No
General- purpose	TIM15	16-bit	Up	Any integer between 1 and 65536	Yes	2	1

				•	•	,	
Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complementary outputs
General- purpose	TIM16	16-bit	Up	Any integer between 1 and 65536	Yes	1	1
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

Table 10. Timer feature comparison (continued)

#### 3.22.1 Advanced-control timer (TIM1)

The advanced-control timer can each be seen as a three-phase PWM multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers. The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose TIMx timers (described in *Section 3.22.2*) using the same architecture, so the advanced-control timer can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

#### 3.22.2 General-purpose timers (TIM2, TIM15, TIM16)

There are up to three synchronizable general-purpose timers embedded in the STM32L431xx (see *Table 10* for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

TIM2

It is a full-featured general-purpose timer:

TIM2 has a 32-bit auto-reload up/downcounter and 32-bit prescaler.

This timer features 4 independent channels for input capture/output compare, PWM or one-pulse mode output. It can work with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

The counter can be frozen in debug mode.

It has independent DMA request generation and support quadrature encoder.

TIM15 and 16

They are general-purpose timers with mid-range features:

They have 16-bit auto-reload upcounters and 16-bit prescalers.

- TIM15 has 2 channels and 1 complementary channel
- TIM16 has 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

#### 3.22.3 Basic timers (TIM6 and TIM7)

The basic timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit timebases.

#### 3.22.4 Low-power timer (LPTIM1 and LPTIM2)

The devices embed two low-power timers. These timers have an independent clock and are running in Stop mode if they are clocked by LSE, LSI or an external clock. They are able to wakeup the system from Stop mode.

LPTIM1 is active in Stop 0, Stop 1 and Stop 2 modes.

LPTIM2 is active in Stop 0 and Stop 1 mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous/ one shot mode
- Selectable software/hardware input trigger
- Selectable clock source
  - Internal clock sources: LSE, LSI, HSI16 or APB clock
  - External clock source over LPTIM input (working even with no internal clock source running, used by pulse counter application).
- · Programmable digital glitch filter
- Encoder mode (LPTIM1 only)

#### 3.22.5 Infrared interface (IRTIM)

The STM32L431xx includes one infrared interface (IRTIM). It can be used with an infrared LED to perform remote control functions. It uses TIM15 and TIM16 output channels to generate output signal waveforms on IR OUT pin.

#### 3.22.6 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC (LSI) and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

#### 3.22.7 System window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

#### 3.22.8 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

47/

#### 3.23 Real-time clock (RTC) and backup registers

The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy.
- Three anti-tamper detection pins with programmable filter.
- Timestamp feature which can be used to save the calendar content. This function can
  be triggered by an event on the timestamp pin, or by a tamper event, or by a switch to
  VBAT mode.
- 17-bit auto-reload wakeup timer (WUT) for periodic events with programmable resolution and period.

The RTC and the 32 backup registers are supplied through a switch that takes power either from the  $V_{DD}$  supply when present or from the VBAT pin.

The backup registers are 32-bit registers used to store 128 bytes of user application data when  $V_{DD}$  power is not present. They are not reset by a system or power reset, or when the device wakes up from Standby or Shutdown mode.

The RTC clock sources can be:

- A 32.768 kHz external crystal (LSE)
- An external resonator or oscillator (LSE)
- The internal low power RC oscillator (LSI, with typical frequency of 32 kHz)
- The high-speed external clock (HSE) divided by 32.

The RTC is functional in VBAT mode and in all low-power modes when it is clocked by the LSE. When clocked by the LSI, the RTC is not functional in VBAT mode, but is functional in all low-power modes except Shutdown mode.

All RTC events (Alarm, WakeUp Timer, Timestamp or Tamper) can generate an interrupt and wakeup the device from the low-power modes.

# 3.24 Inter-integrated circuit interface (I<sup>2</sup>C)

The device embeds three I2C. Refer to *Table 11: I2C implementation* for the features implementation.

The I<sup>2</sup>C bus interface handles communications between the microcontroller and the serial I<sup>2</sup>C bus. It controls all I<sup>2</sup>C bus-specific sequencing, protocol, arbitration and timing.

#### The I2C peripheral supports:

- I<sup>2</sup>C-bus specification and user manual rev. 5 compatibility:
  - Slave and master modes, multimaster capability
  - Standard-mode (Sm), with a bitrate up to 100 kbit/s
  - Fast-mode (Fm), with a bitrate up to 400 kbit/s
  - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
  - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
  - Programmable setup and hold times
  - Optional clock stretching
- System Management Bus (SMBus) specification rev 2.0 compatibility:
  - Hardware PEC (Packet Error Checking) generation and verification with ACK control
  - Address resolution protocol (ARP) support
  - SMBus alert
- Power System Management Protocol (PMBus<sup>TM</sup>) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent from the PCLK reprogramming. Refer to Figure 3: Clock tree.
- · Wakeup from Stop mode on address match
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 11. I2C implementation

I2C features <sup>(1)</sup>	I2C1	I2C2	I2C3
Standard-mode (up to 100 kbit/s)	Х	X	Х
Fast-mode (up to 400 kbit/s)	Х	Х	Х
Fast-mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	Х	Х	Х
Programmable analog and digital noise filters	Х	Х	Х
SMBus/PMBus hardware support	Х	Х	Х
Independent clock	Х	Х	Х
Wakeup from Stop 0 / Stop 1 mode on address match	Х	Х	Х
Wakeup from Stop 2 mode on address match	-	-	Х

1. X: supported

# 3.25 Universal synchronous/asynchronous receiver transmitter (USART)

The STM32L431xx devices have three embedded universal synchronous receiver transmitters (USART1, USART2 and USART3).

These interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN Master/Slave capability. They provide hardware management of the CTS and RTS signals, and RS485 Driver Enable. They are able to communicate at speeds of up to 10Mbit/s.

USART1, USART2 and USART3 also provide Smart Card mode (ISO 7816 compliant) and SPI-like communication capability.

All USART have a clock domain independent from the CPU clock, allowing the USARTx (x=1,2,3) to wake up the MCU from Stop mode using baudrates up to 204 Kbaud. The wake up events from Stop mode are programmable and can be:

- Start bit detection
- Any received data frame
- A specific programmed data frame

All USART interfaces can be served by the DMA controller.

USART modes/features<sup>(1)</sup> **USART1 USART2 USART3** LPUART1 Х Hardware flow control for modem Х Х Х Χ Χ Χ Х Continuous communication using DMA Multiprocessor communication Χ Χ Χ Χ Χ Х Χ Synchronous mode Smartcard mode Χ Χ Χ Χ Х Χ Single-wire half-duplex communication Χ IrDA SIR ENDEC block Χ Χ Χ Χ Χ Χ LIN mode Dual clock domain Χ Χ Χ Χ Wakeup from Stop 0 / Stop 1 modes Х Х Х Χ Wakeup from Stop 2 mode Χ Receiver timeout interrupt Χ Χ Χ Modbus communication Χ Χ Χ Auto baud rate detection X (4 modes) **Driver Enable** Χ Χ Χ LPUART/USART data length 7. 8 and 9 bits

Table 12. STM32L431xx USART/LPUART features

<sup>1.</sup> X = supported.

# 3.26 Low-power universal asynchronous receiver transmitter (LPUART)

The device embeds one Low-Power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART has a clock domain independent from the CPU clock, and can wakeup the system from Stop mode using baudrates up to 220 Kbaud. The wake up events from Stop mode are programmable and can be:

- Start bit detection
- Any received data frame
- A specific programmed data frame

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

LPUART interface can be served by the DMA controller.



#### 3.27 Serial peripheral interface (SPI)

Three SPI interfaces allow communication up to 40 Mbits/s in master and up to 24 Mbits/s slave modes, in half-duplex, full-duplex and simplex modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits. The SPI interfaces support NSS pulse mode, TI mode and Hardware CRC calculation.

All SPI interfaces can be served by the DMA controller.

### 3.28 Serial audio interfaces (SAI)

The device embeds 1 SAI. Refer to *Table 13: SAI implementation* for the features implementation. The SAI bus interface handles communications between the microcontroller and the serial audio protocol.

The SAI peripheral supports:

- Two independent audio sub-blocks which can be transmitters or receivers with their respective FIFO.
- 8-word integrated FIFOs for each audio sub-block.
- Synchronous or asynchronous mode between the audio sub-blocks.
- Master or slave configuration independent for both audio sub-blocks.
- Clock generator for each audio block to target independent audio frequency sampling when both audio sub-blocks are configured in master mode.
- Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit.
- Peripheral with large configurability and flexibility allowing to target as example the following audio protocol: I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF out.
- Up to 16 slots available with configurable size and with the possibility to select which
  ones are active in the audio frame.
- Number of bits by frame may be configurable.
- Frame synchronization active level configurable (offset, bit length, level).
- First active bit position in the slot is configurable.
- LSB first or MSB first for data transfer.
- Mute mode.
- Stereo/Mono audio frame capability.
- Communication clock strobing edge configurable (SCK).
- Error flags with associated interrupts if enabled respectively.
  - Overrun and underrun detection.
  - Anticipated frame synchronization signal detection in slave mode.
  - Late frame synchronization signal detection in slave mode.
  - Codec not ready for the AC'97 mode in reception.
- Interruption sources when enabled:
  - Errors.
  - FIFO requests.
- DMA interface with 2 dedicated channels to handle access to the dedicated integrated FIFO of each SAI audio sub-block.



SAI features	Support <sup>(1)</sup>
I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97	X
Mute mode	X
Stereo/Mono audio frame capability.	X
16 slots	X
Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit	X
FIFO Size	X (8 Word)
SPDIF	X

**Table 13. SAI implementation** 

## 3.29 Single wire protocol master interface (SWPMI)

The Single wire protocol master interface (SWPMI) is the master interface corresponding to the Contactless Frontend (CLF) defined in the ETSI TS 102 613 technical specification. The main features are:

- full-duplex communication mode
- automatic SWP bus state management (active, suspend, resume)
- · configurable bitrate up to 2 Mbit/s
- automatic SOF, EOF and CRC handling

SWPMI can be served by the DMA controller.

# 3.30 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

<sup>1.</sup> X: supported

The CAN peripheral supports:

- Supports CAN protocol version 2.0 A, B Active
- Bit rates up to 1 Mbit/s
- Transmission
  - Three transmit mailboxes
  - Configurable transmit priority
- Reception
  - Two receive FIFOs with three stages
  - 14 Scalable filter banks
  - Identifier list feature
  - Configurable FIFO overrun
- Time-triggered communication option
  - Disable automatic retransmission mode
  - 16-bit free running timer
  - Time Stamp sent in last two data bytes
- Management
  - Maskable interrupts
  - Software-efficient mailbox mapping at a unique address space

# 3.31 Secure digital input/output and MultiMediaCards Interface (SDMMC)

The card host interface (SDMMC) provides an interface between the APB peripheral bus and MultiMediaCards (MMCs), SD memory cards and SDIO cards.

The SDMMC features include the following:

- Full compliance with MultiMediaCard System Specification Version 4.2. Card support for three different databus modes: 1-bit (default), 4-bit and 8-bit
- Full compatibility with previous versions of MultiMediaCards (forward compatibility)
- Full compliance with SD Memory Card Specifications Version 2.0
- Full compliance with SD I/O Card Specification Version 2.0: card support for two different databus modes: 1-bit (default) and 4-bit
- Data transfer up to 48 MHz for the 8 bit mode
- Data write and read with DMA capability

# 3.32 Clock recovery system (CRS)

The STM32L431xx devices embed a special block which allows automatic trimming of the internal 48 MHz oscillator to guarantee its optimal accuracy over the whole device operational range. This automatic trimming is based on the external synchronization signal, which could be either derived from LSE oscillator, from an external signal on CRS\_SYNC pin or generated by user software. For faster lock-in during startup it is also possible to combine automatic trimming with manual trimming action.



## 3.33 Quad SPI memory interface (QUADSPI)

The Quad SPI is a specialized communication interface targeting single, dual or quad SPI flash memories. It can operate in any of the three following modes:

- Indirect mode: all the operations are performed using the QUADSPI registers
- Status polling mode: the external flash status register is periodically read and an interrupt can be generated in case of flag setting
- Memory-mapped mode: the external Flash is memory mapped and is seen by the system as if it were an internal memory

Both throughput and capacity can be increased two-fold using dual-flash mode, where two Quad SPI flash memories are accessed simultaneously.

The Quad SPI interface supports:

- Three functional modes: indirect, status-polling, and memory-mapped
- Dual-flash mode, where 8 bits can be sent/received simultaneously by accessing two flash memories in parallel.
- SDR and DDR support
- Fully programmable opcode for both indirect and memory mapped mode
- Fully programmable frame format for both indirect and memory mapped mode
- Each of the 5 following phases can be configured independently (enable, length, single/dual/quad communication)
  - Instruction phase
  - Address phase
  - Alternate bytes phase
  - Dummy cycles phase
  - Data phase
- Integrated FIFO for reception and transmission
- 8, 16, and 32-bit data accesses are allowed
- DMA channel for indirect mode operations
- Programmable masking for external flash flag management
- Timeout management
- Interrupt generation on FIFO threshold, timeout, status match, operation complete, and access error

577

### 3.34 Development support

#### 3.34.1 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

#### 3.34.2 Embedded Trace Macrocell™

The ARM Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32L431xx through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. Real-time instruction and data flow activity be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell operates with third party debugger software tools.

56 🗖 PD9

55 PD8 54 PB15

53 PB14

52 PB13 51 PB12

# 4 Pinouts and pin description

| VDD | VSS PE2 🔲 1 75 🗖 VDD 74 🗖 VSS PE3 🗆 2 PE4 73 🗖 VDD PE5 72 PA13 PE6 71 PA12 70 🗖 PA11 VBAT [ PC13 69 PA10 68 PA9 67 PA8 PC15-OSC32\_OUT VSS 🔲 10 66 PC9 VDD 🔲 11 65 D PC8 PH0-OSC\_IN 🔲 12 D PC7 PH1-OSC\_OUT 13 LQFP100 63 PC6 NRST 🖂 14 62 PD15 PC0 | 15 PC1 | 16 D PD14 60 FD13 PC2 🔲 17 59 🗖 PD12 58 PD11 57 🗖 PD10

Figure 5. STM32L431Vx LQFP100 pinout<sup>(1)</sup>

1. The above figure shows the package top view.

VREF- 20

VREF+ 21 VDDA 22

PA0 🗆 23

PA1 24 PA2 25



MSv39214V2

1 2 11 12 PE3 PE1 рнз/воот PD7 PD5 PB4 PB3 PA15 PA14 PA13 PA12 PD1 PE4 PE2 PB7 PB6 PD6 PD4 PD3 PC12 PC10 PA11 PC13 PE5 PE0 VDD PB5 PD2 PD0 PC11 VDD PA10 PE6 VSS PA9 PA8 PC9 VBAT VSS PC8 PC7 PC6 vss PHO-OSC IN vss VSS UFBGA100 PH1-OSC\_OUT VDD VDD VDD PC0 NRST VDD PD15 PD14 PD13 VSSA PC2 PD12 PD11 PD10 VREF-PC4 PB15 PB14 PB13 VREF+ MSv39213V2

Figure 6. STM32L431Vx UFBGA100 ballout<sup>(1)</sup>




Figure 7. STM32L431Rx LQFP64 pinout<sup>(1)</sup>

Figure 8. STM32L431Rx UFBGA64 ballout<sup>(1)</sup>

		<del> </del>			<u> </u>		Junout	•
	1	2	3	4	5	6	7	8
А	PC14- OSC32_IN	PC13	PB9	PB4	PB3	PA15	PA14	PA13
В	PC15- OSC32_OUT	VBAT	PB8	РН3/ВООТ0	PD2	PC11	PC10	PA12
С	PH0-OSC_IN	vss	PB7	PB5	PC12	PA10	PA9	PA11
D	PH1- OSC_OUT	VDD	PB6	vss	vss	vss	PA8	PC9
Е	NRST	PC1	PC0	VDD	VDD	VDD	PC7	PC8
F	VSSA/VREF-	PC2	PA2	PA5	PB0	PC6	PB15	PB14
G	PC3	PA0	PA3	PA6	PB1	PB2	PB10	PB13
н	VDDA/VREF+	PA1	PA4	PA7	PC4	PC5	PB11	PB12

Figure 9. STM32L431Rx WLCSP64 pinout(1)

	9	ui C 0. O			` ''	<u> </u>	pout	
	1	2	3	4	5	6	7	8
А	VDD	PA15	PC12	PD2	PB3	PB7	vss	VDD
В	vss	PA14	PC11	PB4	PB6	PB9	VBAT	PC13
С	PA12	PA13	PC10	PB5	РН3/ВООТ0	PB8	PC15- OSC32_OUT	PC14- OSC32_IN
D	PA9	PA10	PA11	PC4	PC0	NRST	PH1- OSC_OUT	PH0-OSC_IN
E	PC7	PC9	PA8	PC5	PA4	PC3	PC2	PC1
F	PC6	PB15	PC8	PB0	PA5	PA2	PA0	VSSA/VREF-
G	PB14	PB13	PB12	PB2	PA6	PA3	PA1	VDDA/VREF+
н	VDD	vss	PB11	PB10	PB1	PA7	VDD	vss

1. The above figure shows the package top view.

Figure 10. STM32L431Cx WLCSP49 pinout(1)

rigure 10. STM32E43TCX WEGSF43 pillout													
	1	2	3	4	5	6	7						
A	VDD	PA14	PB3	PB4	РН3/ВООТ0	vss	VDD						
В	vss	PA13	PA15	PB5	PB8	VBAT	PC13						
С	PA11	PA10	PA12	PB6	PB9	PC15- OSC32_OUT	PC14- OSC32_IN						
D	PA8	PA9	PB15	PB7	NRST	PH1- OSC_OUT	PH0-OSC_IN						
E	PB14	PB13	PB10	PA3	PA2	PC3	VSSA/VREF-						
F	PB12	PB11	PA7	PA6	PA5	PA0	VDDA/VREF+						
G	VDD	vss	PB2	PB1	PB0	PA4	PA1						
					•			MSv39209V2					




Figure 11. STM32L431Cx LQFP48 pinout<sup>(1)</sup>




Figure 12. STM32L431Cx UFQFPN48 pinout<sup>(1)</sup>




Figure 13. STM32L431Kx UFQFPN32 pinout<sup>(1)</sup>

Table 14. Legend/abbreviations used in the pinout table

Na	me	Abbreviation	Definition						
Pin r	name	Unless otherwise specified in reset is the same as the actu	brackets below the pin name, the pin function during and after all pin name						
		S	Supply pin						
Pin	type	I	Input only pin						
		I/O	Input / output pin						
		FT	5 V tolerant I/O						
		TT	3.6 V tolerant I/O						
		RST Bidirectional reset pin with embedded weak pull-up resistor							
I/O str	ructure	Option for TT or FT I/Os							
		_f <sup>(1)</sup>	I/O, Fm+ capable						
		_a <sup>(2)</sup>	I/O, with Analog switch function supplied by V <sub>DDA</sub>						
No	ites	Unless otherwise specified by a note, all I/Os are set as analog inputs during and after rese							
Pin	Alternate functions	Functions selected through GPIOx_AFR registers							
functions	Additional functions	Functions directly selected/enabled through peripheral registers							

<sup>1.</sup> The related I/O structures in *Table 15* are: FT\_f, FT\_fa.

<sup>2.</sup> The related I/O structures in Table 15 are: FT\_a, FT\_fa, TT\_a.

Table 15. STM32L431xx pin definitions

			Pi	n Nu	mbe	er		45.0	15. STW32		их ріп		Pin function	s
UFQFPN32	LQFP48	<b>UFQFPN48</b>	WLCSP49	WLCSP64	LQFP64	UFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	ı	1	-	-	-	1	B2	PE2	I/O	FT	1	TRACECK, TSC_G7_IO1, SAI1_MCLK_A, EVENTOUT	-
-	-	-	1	-	-	-	2	A1	PE3	I/O	FT	-	TRACED0, TSC_G7_IO2, SAI1_SD_B, EVENTOUT	-
-	-	1	1	-	-	-	3	B1	PE4	I/O	FT	-	TRACED1, TSC_G7_IO3, SAI1_FS_A, EVENTOUT	-
-	1	1	1	1	-	-	4	C2	PE5	I/O	FT	1	TRACED2, TSC_G7_IO4, SAI1_SCK_A, EVENTOUT	-
-	ı	-	ı	ı	-	-	5	D2	PE6	I/O	FT	-	TRACED3, SAI1_SD_A, EVENTOUT	RTC_TAMP3, WKUP3
-	1	1	B6	В7	1	B2	6	E2	VBAT	S	-	1	-	-
-	2	2	В7	В8	2	A2	7	C1	PC13	I/O	FT	(1) (2)	EVENTOUT	RTC_TAMP1, RTC_TS, RTC_OUT, WKUP2
2	3	3	C7	C8	3	A1	8	D1	PC14- OSC32_I N (PC14)	I/O	FT	(1) (2)	EVENTOUT	OSC32_IN
3	4	4	C6	C7	4	B1	9	E1	PC15- OSC32_ OUT (PC15)	I/O	FT	(1) (2)	EVENTOUT	OSC32_OUT
-	-	1	1	-	-	-	10	F2	VSS	S	-	1	-	-
-	-	-	-	-	-	-	11	G2	VDD	S	-	-	-	-
-	5	5	D7	D8	5	C1	12	F1	PH0- OSC_ IN (PH0)	I/O	FT	-	EVENTOUT	OSC_IN
-	6	6	D6	D7	6	D1	13	G1	PH1- OSC_ OUT (PH1)	I/O	FT	-	EVENTOUT	OSC_OUT
4	7	7	D5	D6	7	E1	14	H2	NRST	I/O	RST	-	-	-



Table 15. STM32L431xx pin definitions (continued)

			Pi	n Nu	mbe	er			Di		Ø.		Pin function	ıs
UFQFPN32	LQFP48	UFQFPN48	WLCSP49	WLCSP64	LQFP64	UFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	ı	1	D5	8	E3	15	H1	PC0	I/O	FT_fa	-	LPTIM1_IN1, I2C3_SCL, LPUART1_RX, LPTIM2_IN1, EVENTOUT	ADC1_IN1
-	1	ı	1	E8	9	E2	16	J2	PC1	I/O	FT_fa	1	LPTIM1_OUT, I2C3_SDA, LPUART1_TX, EVENTOUT	ADC1_IN2
-	-	-	-	E7	10	F2	17	J3	PC2	I/O	FT_a	-	LPTIM1_IN2, SPI2_MISO, EVENTOUT	ADC1_IN3
-	-	1	E6	E6	11	G1	18	K2	PC3	I/O	FT_a	-	LPTIM1_ETR, SPI2_MOSI, SAI1_SD_A, LPTIM2_ETR, EVENTOUT	ADC1_IN4
-	-	-	1	-	-	1	19	J1	VSSA	S	-	-	-	-
-	-	-	-	-	-	-	20	K1	VREF-	S	-	-	-	-
-	8	8	E7	F8	12	F1	-	-	VSSA/ VREF-	S	-	1	-	-
-	-	-	1	-	-	-	21	L1	VREF+	S	-	-	-	VREFBUF_ OUT
-	-	-	ı	-	-	ı	22	M1	VDDA	S	-	-	-	-
5	9	9	F7	G8	13	H1	-	-	VDDA/ VREF+	S	-	1	-	-
_	10	10	F6	F7	14	G2	23	L2	PA0	I/O	FT_a	-	TIM2_CH1, USART2_CTS, COMP1_OUT, SAI1_EXTCLK, TIM2_ETR, EVENTOUT	OPAMP1_ VINP, COMP1_INM, ADC1_IN5, RTC_TAMP2, WKUP1
6	-	-	-	-	-	-	-	-	PA0/ CK_IN	I/O	FT_a	-	TIM2_CH1, USART2_CTS, COMP1_OUT, SAI1_EXTCLK, TIM2_ETR, EVENTOUT	OPAMP1_ VINP, COMP1_INM, ADC1_IN5, RTC_TAMP2, WKUP1, CK_IN
7	11	11	G7	G7	15	H2	24	M2	PA1	I/O	FT_a	-	TIM2_CH2, I2C1_SMBA, SPI1_SCK, USART2_RTS_DE, TIM15_CH1N, EVENTOUT	OPAMP1_ VINM, COMP1_INP, ADC1_IN6

Table 15. STM32L431xx pin definitions (continued)

			Pi	n Nu	mbe	er					4		Pin function	ıs
UFQFPN32	LQFP48	<b>UFQFPN48</b>	WLCSP49	WLCSP64	LQFP64	UFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
8	12	12	E5	F6	16	F3	25	K3	PA2	I/O	FT_a	ı	TIM2_CH3, USART2_TX, LPUART1_TX, QUADSPI_BK1_NCS, COMP2_OUT, TIM15_CH1, EVENTOUT	COMP2_INM, ADC1_IN7, WKUP4, LSCO
9	13	13	E4	G6	17	G3	26	L3	PA3	I/O	TT_a	1	TIM2_CH4, USART2_RX, LPUART1_RX, QUADSPI_CLK, SAI1_MCLK_A, TIM15_CH2, EVENTOUT	OPAMP1_ VOUT, COMP2_INP, ADC1_IN8
-	-	1	-	Н8	18	C2	27	E3	VSS	S	-	-	-	-
-	-	-	-	H7	19	D2	28	НЗ	VDD	S	-	-	-	-
10	14	14	G6	E5	20	Н3	29	M3	PA4	I/O	TT_a	-	SPI1_NSS, SPI3_NSS, USART2_CK, SAI1_FS_B, LPTIM2_OUT, EVENTOUT	COMP1_INM, COMP2_INM, ADC1_IN9, DAC1_OUT1
11	15	15	F5	F5	21	F4	30	K4	PA5	I/O	TT_a	-	TIM2_CH1, TIM2_ETR, SPI1_SCK, LPTIM2_ETR, EVENTOUT	COMP1_INM, COMP2_INM, ADC1_IN10, DAC1_OUT2
12	16	16	F4	G5	22	G4	31	L4	PA6	I/O	FT_a	ı	TIM1_BKIN, SPI1_MISO, COMP1_OUT, USART3_CTS, LPUART1_CTS, QUADSPI_BK1_IO3, TIM1_BKIN_COMP2, TIM16_CH1, EVENTOUT	ADC1_IN11
13	17	17	F3	Н6	23	H4	32	M4	PA7	I/O	FT_fa	-	TIM1_CH1N, I2C3_SCL, SPI1_MOSI, QUADSPI_BK1_IO2, COMP2_OUT, EVENTOUT	ADC1_IN12
-	-	-	-	D4	24	H5	33	K5	PC4	I/O	FT_a	-	USART3_TX, EVENTOUT	COMP1_INM, ADC1_IN13
-	-	1	-	E4	25	H6	34	L5	PC5	I/O	FT_a	-	USART3_RX, EVENTOUT	COMP1_INP, ADC1_IN14, WKUP5



Table 15. STM32L431xx pin definitions (continued)

			Pi	n Nu	mbe					•			Pin function	ıs
UFQFPN32	LQFP48	UFQFPN48	WLCSP49	WLCSP64	LQFP64	UFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
14	18	18	G5	F4	26	F5	35	M5	PB0	I/O	FT_a	-	TIM1_CH2N, SPI1_NSS, USART3_CK, QUADSPI_BK1_IO1, COMP1_OUT, SAI1_EXTCLK, EVENTOUT	ADC1_IN15
15	19	19	G4	H5	27	G5	36	M6	PB1	I/O	FT_a	-	TIM1_CH3N, USART3_RTS_DE, LPUART1_RTS_DE, QUADSPI_BK1_IO0, LPTIM2_IN1, EVENTOUT	COMP1_INM, ADC1_IN16
-	20	20	G3	G4	28	G6	37	L6	PB2	I/O	FT_a	-	RTC_OUT, LPTIM1_OUT, I2C3_SMBA, EVENTOUT	COMP1_INP
-	-	-	1	-	-	-	38	M7	PE7	I/O	FT	-	TIM1_ETR, SAI1_SD_B, EVENTOUT	-
-	-	-	1	-	-	1	39	L7	PE8	I/O	FT	-	TIM1_CH1N, SAI1_SCK_B, EVENTOUT	-
-	-	-		-	-	-	40	M8	PE9	I/O	FT	-	TIM1_CH1, SAI1_FS_B, EVENTOUT	-
-	-	1	1	-	1	1	41	L8	PE10	I/O	FT	-	TIM1_CH2N, TSC_G5_IO1, QUADSPI_CLK, SAI1_MCLK_B, EVENTOUT	-
-	-	1	1	-	ı	1	42	M9	PE11	I/O	FT	-	TIM1_CH2, TSC_G5_IO2, QUADSPI_BK1_NCS, EVENTOUT	-
_	-	1	1	-	1	1	43	L9	PE12	I/O	FT	-	TIM1_CH3N, SPI1_NSS, TSC_G5_IO3, QUADSPI_BK1_IO0, EVENTOUT	-
-	-	-	-	-	-	-	44	M10	PE13	I/O	FT	-	TIM1_CH3, SPI1_SCK, TSC_G5_IO4, QUADSPI_BK1_IO1, EVENTOUT	-
-	-	-	1	-	-	-	45	M11	PE14	I/O	FT	-	TIM1_CH4, TIM1_BKIN2, TIM1_BKIN2_COMP2, SPI1_MISO, QUADSPI_BK1_IO2, EVENTOUT	-

Table 15. STM32L431xx pin definitions (continued)

			Pi	n Nu	mbe	er					4	Pin functions			
UFQFPN32	LQFP48	<b>UFQFPN48</b>	WLCSP49	WLCSP64	LQFP64	UFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions	
-	1	1	1	1	-	1	46	M12	PE15	I/O	FT	1	TIM1_BKIN, TIM1_BKIN_COMP1, SPI1_MOSI, QUADSPI_BK1_IO3, EVENTOUT	-	
-	21	21	E3	H4	29	G7	47	L10	PB10	I/O	FT_f	-	TIM2_CH3, I2C2_SCL, SPI2_SCK, USART3_TX, LPUART1_RX, TSC_SYNC, QUADSPI_CLK, COMP1_OUT, SAI1_SCK_A, EVENTOUT	-	
_	22	22	F2	НЗ	30	H7	48	L11	PB11	I/O	FT_f	-	TIM2_CH4, I2C2_SDA, USART3_RX, LPUART1_TX, QUADSPI_BK1_NCS, COMP2_OUT, EVENTOUT	-	
16	23	23	G2	H2	31	D6	49	F12	VSS	S	-	-	-	-	
17	24	24	G1	H1	32	E6	50	G12	VDD	S	1	-	-	-	
-	25	25	F1	G3	33	Н8	51	L12	PB12	I/O	FT	-	TIM1_BKIN, TIM1_BKIN_COMP2, I2C2_SMBA, SPI2_NSS, USART3_CK, LPUART1_RTS_DE, TSC_G1_IO1, SWPMI1_IO, SAI1_FS_A, TIM15_BKIN, EVENTOUT	-	
-	26	26	E2	G2	34	G8	52	K12	PB13	I/O	FT_f	-	TIM1_CH1N, I2C2_SCL, SPI2_SCK, USART3_CTS, LPUART1_CTS, TSC_G1_IO2, SWPMI1_TX, SAI1_SCK_A, TIM15_CH1N, EVENTOUT	-	



Table 15. STM32L431xx pin definitions (continued)

	Pin Number										d)		Pin function	s
UFQFPN32	LQFP48	<b>UFQFPN48</b>	WLCSP49	WLCSP64	LQFP64	UFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	27	27	E1	G1	35	F8	53	K11	PB14	I/O	FT_f	-	TIM1_CH2N, I2C2_SDA, SPI2_MISO, USART3_RTS_DE, TSC_G1_IO3, SWPMI1_RX, SAI1_MCLK_A, TIM15_CH1, EVENTOUT	-
-	28	28	D3	F2	36	F7	54	K10	PB15	I/O	FT	-	RTC_REFIN, TIM1_CH3N, SPI2_MOSI, TSC_G1_IO4, SWPMI1_SUSPEND, SAI1_SD_A, TIM15_CH2, EVENTOUT	-
-	-	1	-	-	-	-	55	K9	PD8	I/O	FT	-	USART3_TX, EVENTOUT	-
-	-	1	-	-	-	-	56	K8	PD9	I/O	FT	-	USART3_RX, EVENTOUT	-
-	-	-	-	-	-	-	57	J12	PD10	I/O	FT	-	USART3_CK, TSC_G6_IO1, EVENTOUT	-
-	-	-	-	-	-	-	58	J11	PD11	I/O	FT	-	USART3_CTS, TSC_G6_IO2, LPTIM2_ETR, EVENTOUT	-
-	-	-	-	-	-	-	59	J10	PD12	I/O	FT	-	USART3_RTS_DE, TSC_G6_IO3, LPTIM2_IN1, EVENTOUT	-
-	-	-	-	-	-	-	60	H12	PD13	I/O	FT	-	TSC_G6_IO4, LPTIM2_OUT, EVENTOUT	-
-	-	-	-	-	-	-	61	H11	PD14	I/O	FT	-	EVENTOUT	-
-	-	-	-	-	-	-	62	H10	PD15	I/O	FT	-	EVENTOUT	-
-	-	-	-	F1	37	F6	63	E12	PC6	I/O	FT	-	TSC_G4_IO1, SDMMC1_D6, EVENTOUT	-
-	-	-	-	E1	38	E7	64	E11	PC7	I/O	FT	-	TSC_G4_IO2, SDMMC1_D7, EVENTOUT	-



Table 15. STM32L431xx pin definitions (continued)

			Pi	n Nu	mbe	er				-			Pin function	s
UFQFPN32	LQFP48	<b>UFQFPN48</b>	WLCSP49	WLCSP64	LQFP64	UFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	1	ı	ı	F3	39	E8	65	E10	PC8	I/O	FT	1	TSC_G4_IO3, SDMMC1_D0, EVENTOUT	-
-	-	ı	-	E2	40	D8	66	D12	PC9	I/O	FT	1	TSC_G4_IO4, SDMMC1_D1, EVENTOUT	-
18	29	29	D1	E3	41	D7	67	D11	PA8	I/O	FT	-	MCO, TIM1_CH1, USART1_CK, SWPMI1_IO, SAI1_SCK_A, LPTIM2_OUT, EVENTOUT	-
19	30	30	D2	D1	42	C7	68	D10	PA9	I/O	FT_f	-	TIM1_CH2, I2C1_SCL, USART1_TX, SAI1_FS_A, TIM15_BKIN, EVENTOUT	-
20	31	31	C2	D2	43	C6	69	C12	PA10	I/O	FT_f	-	TIM1_CH3, I2C1_SDA, USART1_RX, SAI1_SD_A, EVENTOUT	-
21	32	32	C1	D3	44	C8	70	B12	PA11	I/O	FT_u	1	TIM1_CH4, TIM1_BKIN2, SPI1_MISO, COMP1_OUT, USART1_CTS, CAN1_RX, TIM1_BKIN2_COMP1, EVENTOUT	-
22	33	33	СЗ	C1	45	В8	71	A12	PA12	I/O	FT_u	-	TIM1_ETR, SPI1_MOSI, USART1_RTS_DE, CAN1_TX, EVENTOUT	-
23	34	34	B2	C2	46	A8	72	A11	PA13 (JTMS- SWDIO)	I/O	FT	(3)	JTMS-SWDIO, IR_OUT, SWPMI1_TX, SAI1_SD_B, EVENTOUT	-
-	35	35	В1	В1	47	D5	-	-	VSS	S	-	-	-	-
	36	36	A1	A1	48	E5	73	C11	VDD	S	-	-		-
_	-	-	-	-	-	-	74	F11	VSS	S	-	-	-	-
_	-	-		_	_		75	G11	VDD	S	-	-	-	-
24	37	37	A2	B2	49	A7	76	A10	PA14 (JTCK- SWCLK)	I/O	FT	(3)	JTCK-SWCLK, LPTIM1_OUT, I2C1_SMBA, SWPMI1_RX, SAI1_FS_B, EVENTOUT	-



Table 15. STM32L431xx pin definitions (continued)

			Pi	n Nu	mbe					•			Pin function	ıs
UFQFPN32	LQFP48	UFQFPN48	WLCSP49	WLCSP64	LQFP64	UFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
25	38	38	В3	A2	50	A6	77	A9	PA15 (JTDI)	I/O	FT	(3)	JTDI, TIM2_CH1, TIM2_ETR, USART2_RX, SPI1_NSS, SPI3_NSS, USART3_RTS_DE, TSC_G3_IO1, SWPMI1_SUSPEND, EVENTOUT	-
-	-	-	ı	C3	51	В7	78	B11	PC10	I/O	FT	-	SPI3_SCK, USART3_TX, TSC_G3_IO2, SDMMC1_D2, EVENTOUT	-
-	-	-	1	В3	52	В6	79	C10	PC11	I/O	FT	-	SPI3_MISO, USART3_RX, TSC_G3_IO3, SDMMC1_D3, EVENTOUT	-
-	-	-	1	A3	53	C5	80	B10	PC12	I/O	FT	-	SPI3_MOSI, USART3_CK, TSC_G3_IO4, SDMMC1_CK, EVENTOUT	-
-	-	-	1	-	-	-	81	С9	PD0	I/O	FT	-	SPI2_NSS, CAN1_RX, EVENTOUT	-
-	-	-	1	-	-	-	82	В9	PD1	I/O	FT	-	SPI2_SCK, CAN1_TX, EVENTOUT	-
-	-	-	1	A4	54	B5	83	C8	PD2	I/O	FT	-	USART3_RTS_DE, TSC_SYNC, SDMMC1_CMD, EVENTOUT	-
-	-	-	1	-	1	-	84	В8	PD3	I/O	FT	-	SPI2_MISO, USART2_CTS, QUADSPI_BK2_NCS, EVENTOUT	-
-	-	-	1	-	ı	-	85	В7	PD4	I/O	FT	-	SPI2_MOSI, USART2_RTS_DE, QUADSPI_BK2_IO0, EVENTOUT	-
-	-	-	-	-	-	-	86	A6	PD5	I/O	FT	-	USART2_TX, QUADSPI_BK2_IO1, EVENTOUT	-
-	-	-	-	-	-	-	87	В6	PD6	I/O	FT	-	USART2_RX, QUADSPI_BK2_IO2, SAI1_SD_A, EVENTOUT	-

Table 15. STM32L431xx pin definitions (continued)

			Pi	n Nu	mbe	er			<b>D</b> :		0	Pin functions			
UFQFPN32	LQFP48	<b>UFQFPN48</b>	WLCSP49	WLCSP64	LQFP64	UFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions	
-	-	1	-	-	-	ı	88	A5	PD7	I/O	FT	-	USART2_CK, QUADSPI_BK2_IO3, EVENTOUT	-	
26	39	39	А3	<b>A</b> 5	55	A5	89	A8	PB3 (JTDO- TRACE SWO)	I/O	FT_a	(3)	JTDO-TRACESWO, TIM2_CH2, SPI1_SCK, SPI3_SCK, USART1_RTS_DE, SAI1_SCK_B, EVENTOUT	COMP2_INM	
27	40	40	A4	B4	56	A4	90	A7	PB4 (NJTRST)	I/O	FT_fa	(3)	NJTRST, I2C3_SDA, SPI1_MISO, SPI3_MISO, USART1_CTS, TSC_G2_IO1, SAI1_MCLK_B, EVENTOUT	COMP2_INP	
28	41	41	B4	C4	57	C4	91	C5	PB5	I/O	FT	-	LPTIM1_IN1, I2C1_SMBA, SPI1_MOSI, SPI3_MOSI, USART1_CK, TSC_G2_IO2, COMP2_OUT, SAI1_SD_B, TIM16_BKIN, EVENTOUT	-	
29	42	42	C4	B5	58	D3	92	B5	PB6	I/O	FT_fa	-	LPTIM1_ETR, I2C1_SCL, USART1_TX, TSC_G2_IO3, SAI1_FS_B, TIM16_CH1N, EVENTOUT	COMP2_INP	
30	43	43	D4	A6	59	C3	93	B4	PB7	I/O	FT_fa	-	LPTIM1_IN2, I2C1_SDA, USART1_RX, TSC_G2_IO4, EVENTOUT	COMP2_INM, PVD_IN	
31	44	44	A5	C5	60	B4	94	A4	PH3/ BOOT0	I/O	FT	-	EVENTOUT	воото	
-	45	45	B5	C6	61	В3	95	A3	PB8	I/O	FT_f	-	I2C1_SCL, CAN1_RX, SDMMC1_D4, SAI1_MCLK_A, TIM16_CH1, EVENTOUT	-	
-	46	46	C5	В6	62	А3	96	В3	PB9	I/O	FT_f	-	IR_OUT, I2C1_SDA, SPI2_NSS, CAN1_TX, SDMMC1_D5, SAI1_FS_A, EVENTOUT	-	



Table 15. STM32L431xx pin definitions (continued)

			Pi	n Nu	mbe	er			Din nome		ē		Pin function	s
UFQFPN32	LQFP48	UFQFPN48	WLCSP49	WLCSP64	LQFP64	UFBGA64	LQFP100	UFBGA100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	-	-	-	-	97	C3	PE0	I/O	FT	-	TIM16_CH1, EVENTOUT	-
-	-	-	-	-	-	-	98	A2	PE1	I/O	FT	-	EVENTOUT	-
32	47	47	A6	A7	63	D4	99	D3	VSS	S	-	-	-	-
1	48	48	A7	A8	64	E4	100	C4	VDD	S	-	-	-	-

PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:

- The speed should not exceed 2 MHz with a maximum load of 30 pF

- These GPIOs must not be used as current sources (e.g. to drive an LED).



<sup>2.</sup> After a Backup domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers which are not reset by the system reset. For details on how to manage these GPIOs, refer to the Backup domain and RTC register descriptions in the RM0394 reference manual.

<sup>3.</sup> After reset, these pins are configured as JTAG/SW debug alternate functions, and the internal pull-up on PA15, PA13, PB4 pins and the internal pull-down on PA14 pin are activated.



Table 16. Alternate function AF0 to AF7 (for AF8 to AF15 see Table 17)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
Po	ort	SYS_AF	TIM1/TIM2/ LPTIM1	TIM1/TIM2	USART2	12C1/I2C2/I2C3	SPI1/SPI2	SPI3	USART1/ USART2/ USART3
	PA0	-	TIM2_CH1	-	-	-	-	-	USART2_CTS
	PA1	-	TIM2_CH2	-	-	I2C1_SMBA	SPI1_SCK	-	USART2_RTS_ DE
	PA2	-	TIM2_CH3	-	-	-	-	-	USART2_TX
	PA3	-	TIM2_CH4	-	-	-	-	-	USART2_RX
	PA4	-	-	-	-	-	SPI1_NSS	SPI3_NSS	USART2_CK
	PA5	-	TIM2_CH1	TIM2_ETR	-	-	SPI1_SCK	-	-
	PA6	-	TIM1_BKIN	-	-	-	SPI1_MISO	COMP1_OUT	USART3_CTS
	PA7	-	TIM1_CH1N	-	-	I2C3_SCL	SPI1_MOSI	-	-
Port A	PA8	MCO	TIM1_CH1	-	-	-	-	-	USART1_CK
	PA9	-	TIM1_CH2	-	-	I2C1_SCL	-	-	USART1_TX
	PA10	-	TIM1_CH3	-	-	I2C1_SDA	-	-	USART1_RX
	PA11	-	TIM1_CH4	TIM1_BKIN2	-	-	SPI1_MISO	COMP1_OUT	USART1_CTS
	PA12	-	TIM1_ETR	-	-	-	SPI1_MOSI	-	USART1_RTS_ DE
	PA13	JTMS-SWDIO	IR_OUT	-	-	-	-	-	-
	PA14	JTCK-SWCLK	LPTIM1_OUT	-	-	I2C1_SMBA	-	-	-
	PA15	JTDI	TIM2_CH1	TIM2_ETR	USART2_RX	-	SPI1_NSS	SPI3_NSS	USART3_RTS_ DE

Pinouts and pin description

Table 16. Alternate function AF0 to AF7 (for AF8 to AF15 see Table 17) (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
Po	ort	SYS_AF	TIM1/TIM2/ LPTIM1	TIM1/TIM2	USART2	12C1/I2C2/I2C3	SPI1/SPI2	SPI3	USART1/ USART2/ USART3
	PB0	-	TIM1_CH2N	-	-	-	SPI1_NSS	-	USART3_CK
	PB1	-	TIM1_CH3N	-	-	-	-	-	USART3_RTS_ DE
Port B	PB2	RTC_OUT	LPTIM1_OUT	-	-	I2C3_SMBA	-	-	-
	PB3	JTDO- TRACESWO	TIM2_CH2	-	-	-	SPI1_SCK	SPI3_SCK	USART1_RTS_ DE
	PB4	NJTRST	-	-	-	I2C3_SDA	SPI1_MISO	SPI3_MISO	USART1_CTS
	PB5	-	LPTIM1_IN1	-	-	I2C1_SMBA	SPI1_MOSI	SPI3_MOSI	USART1_CK
	PB6	-	LPTIM1_ETR	-	-	I2C1_SCL	-	-	USART1_TX
	PB7	-	LPTIM1_IN2	-	-	I2C1_SDA	-	-	USART1_RX
	PB8	-	-	-	-	I2C1_SCL	-	-	-
	PB9	-	IR_OUT	-	-	I2C1_SDA	SPI2_NSS	-	-
D. 4 D	PB10	-	TIM2_CH3	-	-	I2C2_SCL	SPI2_SCK	-	USART3_TX
Port B	PB11	-	TIM2_CH4	-	-	I2C2_SDA	-	-	USART3_RX
	PB12	-	TIM1_BKIN	-	TIM1_BKIN_ COMP2	I2C2_SMBA	SPI2_NSS	-	USART3_CK
	PB13	-	TIM1_CH1N	-	-	I2C2_SCL	SPI2_SCK	-	USART3_CTS
	PB14	-	TIM1_CH2N	-	-	I2C2_SDA	SPI2_MISO	-	USART3_RTS_ DE
	PB15	RTC_REFIN	TIM1_CH3N	-	-	-	SPI2_MOSI	-	-





Table 16. Alternate function AF0 to AF7 (for AF8 to AF15 see Table 17) (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
Po	ort	SYS_AF	TIM1/TIM2/ LPTIM1	TIM1/TIM2	USART2	12C1/I2C2/I2C3	SPI1/SPI2	SPI3	USART1/ USART2/ USART3
	PC0	-	LPTIM1_IN1	-	-	I2C3_SCL	-	-	-
	PC1	-	LPTIM1_OUT	-	-	I2C3_SDA	-	-	-
	PC2	-	LPTIM1_IN2	-	-	-	SPI2_MISO	-	-
	PC3	-	LPTIM1_ETR	-	-	-	SPI2_MOSI	-	-
	PC4	-	-	-	-	-	-	-	USART3_TX
Port C	PC5	-	-	-	-	-	-	-	USART3_RX
	PC6	-	-	-	-	-	-	-	-
	PC7	-	-	-	-	-	-	-	-
	PC8	-	-	-	-	-	-	-	-
	PC9	-	-	-	-	-	-	-	-
	PC10	-	-	-	-	-	-	SPI3_SCK	USART3_TX
	PC11	-	-	-	-	-	-	SPI3_MISO	USART3_RX
	PC12	-	-	-	-	-	-	SPI3_MOSI	USART3_CK
Port C	PC13	-	-	-	-	-	-	-	-
	PC14	-	-	-	-	-	-	-	-
	PC15	-	-	-	-	-	-	-	-

Pinouts and pin description

Table 16. Alternate function AF0 to AF7 (for AF8 to AF15 see *Table 17*) (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
Po	ort	SYS_AF	TIM1/TIM2/ LPTIM1	TIM1/TIM2	USART2	12C1/I2C2/I2C3	SPI1/SPI2	SPI3	USART1/ USART2/ USART3
	PD0	-	-	-	-	-	SPI2_NSS	-	-
	PD1	-	ı	-	-	-	SPI2_SCK	-	-
	PD2	-	-	-	-	-	-	-	USART3_RTS_ DE
	PD3	-	-	-	-	-	SPI2_MISO	-	USART2_CTS
	PD4	-	-	-	-	-	SPI2_MOSI	-	USART2_RTS_ DE
	PD5	-	-	-	-	-	-	-	USART2_TX
	PD6	-	-	-	-	-	-	-	USART2_RX
Port D	PD7	-	-	-	-	-	-	-	USART2_CK
	PD8	-	-	-	-	-	-	-	USART3_TX
	PD9	-	-	-	-	-	-	-	USART3_RX
	PD10	-	-	-	-	-	-	-	USART3_CK
	PD11	-	-	-	-	-	-	-	USART3_CTS
	PD12	-	-	-	-	-	-	-	USART3_RTS_ DE
	PD13	-	-	-	-	-	-	-	-
	PD14	-	-	-	-	-	-	-	-
	PD15	-	-	-	-	-	-	-	-
Port E	PE0	-	-	-	-	-	-	-	-





Table 16. Alternate function AF0 to AF7 (for AF8 to AF15 see *Table 17*) (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
Po	ort	SYS_AF	TIM1/TIM2/ LPTIM1	TIM1/TIM2	USART2	12C1/I2C2/I2C3	SPI1/SPI2	SPI3	USART1/ USART2/ USART3
	PE1	-	-	-	-	-	-	-	-
	PE2	TRACECK	-	-	-	-	-	-	-
	PE3	TRACED0	-	-	-	-	-	-	-
	PE4	TRACED1	-	-	-	-	-	-	-
	PE5	TRACED2	-	-	-	-	-	-	-
	PE6	TRACED3	-	-	-	-	-	-	-
	PE7	-	TIM1_ETR	-	-	-	-	-	-
	PE8	-	TIM1_CH1N	-	-	-	-	-	-
Port E	PE9	-	TIM1_CH1	-	-	-	-	-	-
	PE10	-	TIM1_CH2N	-	-	-	-	-	-
	PE11	-	TIM1_CH2	-	-	-	-	-	-
	PE12	-	TIM1_CH3N	-	-	-	SPI1_NSS	-	-
	PE13	-	TIM1_CH3	-	-	-	SPI1_SCK	-	-
	PE14	-	TIM1_CH4	TIM1_BKIN2	TIM1_BKIN2_ COMP2	-	SPI1_MISO	-	-
	PE15	-	TIM1_BKIN	-	TIM1_BKIN_ COMP1	-	SPI1_MOSI	-	-
	PH0	-	-	-	-	-	-	-	-
Port H	PH1	-	-	-	-	-	-	-	-
	PH3	-	-	-	-	-	-	-	-

Pinouts and pin description

Table 17. Alternate function AF8 to AF15 (for AF0 to AF7 see Table 16)

		AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Po	ort	LPUART1	CAN1/TSC	QUADSPI		SDMMC1/ COMP1/ COMP2/ SWPMI1	SAI1	TIM2/TIM15/ TIM16/LPTIM2	EVENTOUT
	PA0	-	-	-	-	COMP1_OUT	SAI1_EXTCLK	TIM2_ETR	EVENTOUT
	PA1	-	-	-		-	-	TIM15_CH1N	EVENTOUT
	PA2	LPUART1_TX	-	QUADSPI_ BK1_NCS		COMP2_OUT	-	TIM15_CH1	EVENTOUT
	PA3	LPUART1_RX	-	QUADSPI_CLK		-	SAI1_MCLK_A	TIM15_CH2	EVENTOUT
	PA4	-	-	-	-	-	SAI1_FS_B	LPTIM2_OUT	EVENTOUT
	PA5	-	-	-	-	-	-	LPTIM2_ETR	EVENTOUT
	PA6	LPUART1_CTS	-	QUADSPI_ BK1_IO3		TIM1_BKIN_ COMP2	-	TIM16_CH1	EVENTOUT
Port A	PA7	-	-	QUADSPI_ BK1_IO2		COMP2_OUT	-	-	EVENTOUT
	PA8	-	-	-		SWPMI1_IO	SAI1_SCK_A	LPTIM2_OUT	EVENTOUT
	PA9	-	-	-		-	SAI1_FS_A	TIM15_BKIN	EVENTOUT
	PA10	-	-			-	SAI1_SD_A	-	EVENTOUT
	PA11	-	CAN1_RX		-	TIM1_BKIN2_ COMP1	-	-	EVENTOUT
	PA12	-	CAN1_TX		-	-	-	-	EVENTOUT
	PA13	-	-		-	SWPMI1_TX	SAI1_SD_B	-	EVENTOUT
	PA14	-	-	-	-	SWPMI1_RX	SAI1_FS_B	-	EVENTOUT
	PA15	-	TSC_G3_IO1	-		SWPMI1_ SUSPEND	-	-	EVENTOUT





Table 17. Alternate function AF8 to AF15 (for AF0 to AF7 see Table 16) (continued)

		AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Po	ort	LPUART1	CAN1/TSC	QUADSPI		SDMMC1/ COMP1/ COMP2/ SWPMI1	SAI1	TIM2/TIM15/ TIM16/LPTIM2	EVENTOUT
	PB0	-	-	QUADSPI_ BK1_IO1		COMP1_OUT	SAI1_EXTCLK	-	EVENTOUT
	PB1	LPUART1_RTS _DE	-	QUADSPI_ BK1_IO0		-	-	LPTIM2_IN1	EVENTOUT
	PB2	-	-	-		-	-	-	EVENTOUT
	PB3	-	-	-		-	SAI1_SCK_B	-	EVENTOUT
	PB4	-	TSC_G2_IO1	-		-	SAI1_MCLK_B	-	EVENTOUT
	PB5	-	TSC_G2_IO2	-		COMP2_OUT	SAI1_SD_B	TIM16_BKIN	EVENTOUT
	PB6	-	TSC_G2_IO3	-	-	-	SAI1_FS_B	TIM16_CH1N	EVENTOUT
	PB7	-	TSC_G2_IO4	-		-	-	-	EVENTOUT
Port B	PB8	-	CAN1_RX	-		SDMMC1_D4	SAI1_MCLK_A	TIM16_CH1	EVENTOUT
,	PB9	-	CAN1_TX	-		SDMMC1_D5	SAI1_FS_A	-	EVENTOUT
,	PB10	LPUART1_RX	TSC_SYNC	QUADSPI_CLK		COMP1_OUT	SAI1_SCK_A	-	EVENTOUT
	PB11	LPUART1_TX	-	QUADSPI_ BK1_NCS		COMP2_OUT	-	-	EVENTOUT
	PB12	LPUART1_RTS _DE	TSC_G1_IO1	-		SWPMI1_IO	SAI1_FS_A	TIM15_BKIN	EVENTOUT
	PB13	LPUART1_CTS	TSC_G1_IO2	-		SWPMI1_TX	SAI1_SCK_A	TIM15_CH1N	EVENTOUT
,	PB14	-	TSC_G1_IO3	-		SWPMI1_RX	SAI1_MCLK_A	TIM15_CH1	EVENTOUT
	PB15	-	TSC_G1_IO4	-		SWPMI1_ SUSPEND	SAI1_SD_A	TIM15_CH2	EVENTOUT

Table 17. Alternate function AF8 to AF15 (for AF0 to AF7 see Table 16) (continued)

		AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Po	ort	LPUART1	CAN1/TSC	QUADSPI		SDMMC1/ COMP1/ COMP2/ SWPMI1	SAI1	TIM2/TIM15/ TIM16/LPTIM2	EVENTOUT
	PC0	LPUART1_RX	-	-		-	-	LPTIM2_IN1	EVENTOUT
Port C	PC1	LPUART1_TX	-	-		-	-	-	EVENTOUT
	PC2	-	-	-		-	-	-	EVENTOUT
	PC3	-	-	-		-	SAI1_SD_A	LPTIM2_ETR	EVENTOUT
	PC4	-	-	-		-	1	-	EVENTOUT
	PC5	-	-	-		-	-	-	EVENTOUT
	PC6	-	TSC_G4_IO1	-		SDMMC1_D6	-	-	EVENTOUT
	PC7	-	TSC_G4_IO2	-		SDMMC1_D7	-	-	EVENTOUT
	PC8	-	TSC_G4_IO3	-		SDMMC1_D0	-	-	EVENTOUT
Port C	PC9	-	TSC_G4_IO4			SDMMC1_D1	-	-	EVENTOUT
	PC10	-	TSC_G3_IO2	-		SDMMC1_D2	-	-	EVENTOUT
	PC11	-	TSC_G3_IO3	-		SDMMC1_D3	-	-	EVENTOUT
	PC12	-	TSC_G3_IO4	-		SDMMC1_CK	-	-	EVENTOUT
	PC13	-	-	-	-	-	-	-	EVENTOUT
	PC14	-	-	-	-	-	-	-	EVENTOUT
	PC15	-	-	-	-	-	-	-	EVENTOUT
	PD0	-	CAN1_RX	-	-	-	-	-	EVENTOUT
Port D	PD1	-	CAN1_TX	-	-	-	-	-	EVENTOUT
	PD2	-	TSC_SYNC	-		SDMMC1_ CMD	-	-	EVENTOUT



Table 17. Alternate function AF8 to AF15 (for AF0 to AF7 see *Table 16*) (continued)

		AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Po	ort	LPUART1	CAN1/TSC	QUADSPI		SDMMC1/ COMP1/ COMP2/ SWPMI1	SAI1	TIM2/TIM15/ TIM16/LPTIM2	EVENTOUT
	PD3	-	-	QUADSPI_BK2 _NCS	-	-	-	-	EVENTOUT
	PD4	-	-	QUADSPI_BK2 _IO0	-	-	-	-	EVENTOUT
	PD5	-	-	QUADSPI_BK2 _IO1	-	-	-	-	EVENTOUT
	PD6	-	-	QUADSPI_BK2 _IO2	-	-	SAI1_SD_A	-	EVENTOUT
Port D	PD7	-	-	QUADSPI_BK2 _IO3	-	-	-	-	EVENTOUT
T OIL D	PD8	-	-	-		-	-	-	EVENTOUT
	PD9	-	-	-		-	-	-	EVENTOUT
,	PD10	-	TSC_G6_IO1	-		-	-	-	EVENTOUT
,	PD11	-	TSC_G6_IO2	-		-	-	LPTIM2_ETR	EVENTOUT
•	PD12	-	TSC_G6_IO3	-		-	-	LPTIM2_IN1	EVENTOUT
•	PD13	-	TSC_G6_IO4	-		-	-	LPTIM2_OUT	EVENTOUT
•	PD14	-	-	-		-	-	-	EVENTOUT
	PD15	-	-	-		-	-	-	EVENTOUT
	PE0	-	-	-		-	-	TIM16_CH1	EVENTOUT
	PE1	-	-	-		-	-	-	EVENTOUT
Port E	PE2	-	TSC_G7_IO1	-		-	SAI1_MCLK_A	-	EVENTOUT
	PE3	-	TSC_G7_IO2	-		-	SAI1_SD_B	-	EVENTOUT
	PE4	-	TSC_G7_IO3	-	-	-	SAI1_FS_A	-	EVENTOUT

Pinouts and pin description

Table 17. Alternate function AF8 to AF15 (for AF0 to AF7 see *Table 16*) (continued)

		AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Pe	ort	LPUART1	CAN1/TSC	QUADSPI		SDMMC1/ COMP1/ COMP2/ SWPMI1	SAI1	TIM2/TIM15/ TIM16/LPTIM2	EVENTOUT
	PE5	-	TSC_G7_IO4	-	-	-	SAI1_SCK_A	-	EVENTOUT
	PE6	-	-	-	-	-	SAI1_SD_A	-	EVENTOUT
	PE7	-	-	-	-	-	SAI1_SD_B	-	EVENTOUT
	PE8	-	-	-	-	-	SAI1_SCK_B	-	EVENTOUT
	PE9	-	-	-	-	-	SAI1_FS_B	-	EVENTOUT
	PE10	-	TSC_G5_IO1	QUADSPI_CLK	-	-	SAI1_MCLK_B	-	EVENTOUT
Port E	PE11	-	TSC_G5_IO2	QUADSPI_BK1 _NCS	-	-	-	-	EVENTOUT
	PE12	-	TSC_G5_IO3	QUADSPI_BK1 _IO0	-	-	-	-	EVENTOUT
	PE13	-	TSC_G5_IO4	QUADSPI_BK1 _IO1	-	-	-	-	EVENTOUT
	PE14	-	-	QUADSPI_BK1 _IO2	-	-	-	-	EVENTOUT
	PE15	-	-	QUADSPI_BK1 _IO3		-	-	-	EVENTOUT
	PH0	-	-	-	-	-	-	-	EVENTOUT
Port H	PH1	-	-	-	-	-	-	-	EVENTOUT
	PH3	-	-	-	-	-	-	-	EVENTOUT



STM32L431xx Memory mapping

# 5 Memory mapping

0xFFFF FFFF 0xBFFF FFFF Reserved Cortex™-M4 0xA000 1400 with FPU 7 **QUADSPI** registers Internal 0xA000 1000 Peripherals 0xE000 0000 0x5FFF FFFF Reserved 6 0x5006 0C00 AHB2 0x4800 0000 0xC000 0000 Reserved 0x4002 4400 **QUADSPI** AHB1 registers 5 0x4002 0000 Reserved 0xA000 1000 0x4001 5800 APB2 0xA000 0000 0x4001 0000 QUADSPI Flash Reserved bank 0x4000 9800 0x9000 0000 APB1 0x4000 0000 0x1FFF FFFF 0x8000 0000 3 Reserved 0x6000 0000 0x1FFF 7810 Options Bytes 2 0x1FFF 7800 Reserved 0x1FFF 7400 Peripherals OTP area 0x4000 0000 0x1FFF 7000 System memory 1 0x1FFF 0000 SRAM2 Reserved 0x2000 C000 0x1000 4000 SRAM1 SRAM2 0x2000 0000 0x1000 0000 Reserved 0 0x0804 0000 CODE Flash memory 0x0800 0000 Reserved 0x0000 0000 0x0004 0000 Flash, system memory or SRAM, depending on BOOT configuration 0x0000 0000 Reserved MSv36892V2

Figure 14. STM32L431xx memory map

Memory mapping STM32L431xx

Table 18. STM32L431xx memory map and peripheral register boundary addresses<sup>(1)</sup>

Bus	Boundary address	Size(bytes)	Peripheral
	0x5006 0800 - 0x5006 0BFF	1 KB	RNG
	0x5004 0400 - 0x5006 07FF	158 KB	Reserved
	0x5004 0000 - 0x5004 03FF	1 KB	ADC
	0x5000 0000 - 0x5003 FFFF	16 KB	Reserved
	0x4800 2000 - 0x4FFF FFFF	~127 MB	Reserved
AHB2	0x4800 1C00 - 0x4800 1FFF	1 KB	GPIOH
ANDZ	0x4800 1400 - 0x4800 1BFF	2 KB	Reserved
	0x4800 1000 - 0x4800 13FF	1 KB	GPIOE
	0x4800 0C00 - 0x4800 0FFF	1 KB	GPIOD
	0x4800 0800 - 0x4800 0BFF	1 KB	GPIOC
	0x4800 0400 - 0x4800 07FF	1 KB	GPIOB
	0x4800 0000 - 0x4800 03FF	1 KB	GPIOA
-	0x4002 4400 - 0x47FF FFFF	~127 MB	Reserved
	0x4002 4000 - 0x4002 43FF	1 KB	TSC
	0x4002 3400 - 0x4002 3FFF	1 KB	Reserved
	0x4002 3000 - 0x4002 33FF	1 KB	CRC
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved
AHB1	0x4002 2000 - 0x4002 23FF	1 KB	FLASH registers
АПБТ	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved
	0x4002 1000 - 0x4002 13FF	1 KB	RCC
	0x4002 0800 - 0x4002 0FFF	2 KB	Reserved
	0x4002 0400 - 0x4002 07FF	1 KB	DMA2
	0x4002 0000 - 0x4002 03FF	1 KB	DMA1
	0x4001 5800 - 0x4001 FFFF	42 KB	Reserved
	0x4001 5400 - 0x4000 57FF	1 KB	SAI1
	0x4001 4800 - 0x4000 53FF	3 KB	Reserved
ADDO	0x4001 4400 - 0x4001 47FF	1 KB	TIM16
APB2	0x4001 4000 - 0x4001 43FF	1 KB	TIM15
	0x4001 3C00 - 0x4001 3FFF	1 KB	Reserved
	0x4001 3800 - 0x4001 3BFF	1 KB	USART1
	0x4001 3400 - 0x4001 37FF	1 KB	Reserved

STM32L431xx Memory mapping

Table 18. STM32L431xx memory map and peripheral register boundary addresses<sup>(1)</sup> (continued)

Bus	Boundary address	Size(bytes)	Peripheral
	0x4001 3000 - 0x4001 33FF	1 KB	SPI1
	0x4001 2C00 - 0x4001 2FFF	1 KB	TIM1
	0x4001 2800 - 0x4001 2BFF	1 KB	SDMMC1
	0x4001 2000 - 0x4001 27FF	2 KB	Reserved
APB2	0x4001 1C00 - 0x4001 1FFF	1 KB	FIREWALL
AFBZ	0x4001 0800- 0x4001 1BFF	5 KB	Reserved
	0x4001 0400 - 0x4001 07FF	1 KB	EXTI
	0x4001 0200 - 0x4001 03FF		COMP
	0x4001 0030 - 0x4001 01FF	1 KB	VREFBUF
	0x4001 0000 - 0x4001 002F		SYSCFG
	0x4000 9800 - 0x4000 FFFF	26 KB	Reserved
	0x4000 9400 - 0x4000 97FF	1 KB	LPTIM2
	0x4000 8C00 - 0x4000 93FF	2 KB	Reserved
	0x4000 8800 - 0x4000 8BFF	1 KB	SWPMI1
	0x4000 8400 - 0x4000 87FF	1 KB	Reserved
	0x4000 8000 - 0x4000 83FF	1 KB	LPUART1
	0x4000 7C00 - 0x4000 7FFF	1 KB	LPTIM1
	0x4000 7800 - 0x4000 7BFF	1 KB	OPAMP
	0x4000 7400 - 0x4000 77FF	1 KB	DAC
	0x4000 7000 - 0x4000 73FF	1 KB	PWR
	0x4000 6800 - 0x4000 6FFF	2 KB	Reserved
APB1	0x4000 6400 - 0x4000 67FF	1 KB	CAN1
AFDI	0x4000 6000 - 0x4000 63FF	1 KB	CRS
	0x4000 5C00- 0x4000 5FFF	1 KB	I2C3
	0x4000 5800 - 0x4000 5BFF	1 KB	I2C2
	0x4000 5400 - 0x4000 57FF	1 KB	I2C1
	0x4000 4C00 - 0x4000 53FF	2 KB	Reserved
	0x4000 4800 - 0x4000 4BFF	1 KB	USART3
	0x4000 4400 - 0x4000 47FF	1 KB	USART2
	0x4000 4000 - 0x4000 43FF	1 KB	Reserved
	0x4000 3C00 - 0x4000 3FFF	1 KB	SPI3
	0x4000 3800 - 0x4000 3BFF	1 KB	SPI2
	0x4000 3400 - 0x4000 37FF	1 KB	Reserved
	0x4000 3000 - 0x4000 33FF	1 KB	IWDG

Memory mapping STM32L431xx

Table 18. STM32L431xx memory map and peripheral register boundary addresses<sup>(1)</sup> (continued)

Bus	Boundary address	Size(bytes)	Peripheral
	0x4000 2C00 - 0x4000 2FFF	1 KB	WWDG
	0x4000 2800 - 0x4000 2BFF	1 KB	RTC
	0x4000 1800 - 0x4000 27FF	4 KB	Reserved
APB1	0x4000 1400 - 0x4000 17FF	1 KB	TIM7
	0x4000 1000 - 0x4000 13FF	1 KB	TIM6
	0x4000 0400- 0x4000 0FFF	3 KB	Reserved
	0x4000 0000 - 0x4000 03FF	1 KB	TIM2

<sup>1.</sup> The gray color is used for reserved boundary addresses.

# 6 Electrical characteristics

### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

### 6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean  $\pm 3\sigma$ ).

# 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A = 25$  °C,  $V_{DD} = V_{DDA} = 3$  V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean  $\pm 2\sigma$ ).

# 6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

## 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 15*.

### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 16.



# 6.1.6 Power supply scheme




Figure 17. Power supply scheme

Caution:

Each power supply pair ( $V_{DD}/V_{SS}$ ,  $V_{DDA}/V_{SSA}$  etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

MSv41629V1

## 6.1.7 Current consumption measurement

IDD\_VBAT
VBAT
IDD
VDD

Figure 18. Current consumption measurement scheme

The  $I_{DD\_ALL}$  parameters given in *Table 26* to *Table 38* represent the total MCU consumption including the current supplying  $V_{DD}$ ,  $V_{DDA}$  and  $V_{BAT}$ .

# 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 19: Voltage characteristics*, *Table 20: Current characteristics* and *Table 21: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 qualification standard, extended mission profiles are available on demand.

Symbol	Ratings	Min	Max	Unit
V <sub>DDX</sub> - V <sub>SS</sub>	External main supply voltage (including $V_{DD}$ , $V_{DDA}$ , $V_{BAT}$ )	-0.3	4.0	V
	Input voltage on FT_xxx pins	V <sub>SS</sub> -0.3	min ( $V_{DD}$ , $V_{DDA}$ ) + 4.0 <sup>(3)(4)</sup>	
V <sub>IN</sub> <sup>(2)</sup>	Input voltage on TT_xx pins	V <sub>SS</sub> -0.3	4.0	V
	Input voltage on any other pins	V <sub>SS</sub> -0.3	4.0	
$ \Delta V_{DDx} $	Variations between different V <sub>DDX</sub> power pins of the same domain	-	50	mV
V <sub>SSx</sub> -V <sub>SS</sub>	Variations between all the different ground pins <sup>(5)</sup>	-	50	mV

Table 19. Voltage characteristics<sup>(1)</sup>

All main power (V<sub>DD</sub>, V<sub>DDA</sub>, V<sub>BAT</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.

V<sub>IN</sub> maximum must always be respected. Refer to Table 20: Current characteristics for the maximum allowed injected current values.

<sup>3.</sup> This formula has to be applied only on the power supplies related to the IO structure described in the pin definition table.

<sup>4.</sup> To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.

5. Include VREF- pin.

**Table 20. Current characteristics** 

Symbol	Ratings	Max	Unit
ΣIV <sub>DD</sub>	Total current into sum of all V <sub>DD</sub> power lines (source) <sup>(1)</sup>	140	
ΣIV <sub>SS</sub>	(4)		
IV <sub>DD(PIN)</sub>			
IV <sub>SS(PIN)</sub>	Maximum current out of each V <sub>SS</sub> ground pin (sink) <sup>(1)</sup>	100	
	Output current sunk by any I/O and control pin except FT_f	20	
I <sub>IO(PIN)</sub>	Output current sunk by any FT_f pin	20	
	Output current sourced by any I/O and control pin	20	mA
71	Total output current sunk by sum of all I/Os and control pins <sup>(2)</sup>	100	
$\Sigma I_{IO(PIN)}$	Total output current sourced by sum of all I/Os and control pins <sup>(2)</sup>	100	
I <sub>INJ(PIN)</sub> <sup>(3)</sup>	Injected current on FT_xxx, TT_xx, RST and B pins, except PA4, PA5	-5/+0 <sup>(4)</sup>	
	Injected current on PA4, PA5	-5/0	1
$\sum  I_{\text{INJ(PIN)}} $	Total injected current (sum of all I/Os and control pins) <sup>(5)</sup>	25	

All main power (V<sub>DD</sub>, V<sub>DDA</sub>, V<sub>BAT</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supplies, in the permitted range.

**Table 21. Thermal characteristics** 

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
T <sub>J</sub>	Maximum junction temperature	150	°C

<sup>2.</sup> This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.

<sup>3.</sup> Positive injection (when V<sub>IN</sub> > V<sub>DDIOx</sub>) is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.

A negative injection is induced by V<sub>IN</sub> < V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer also to *Table 19: Voltage characteristics* for the maximum allowed input voltage values.

When several inputs are submitted to a current injection, the maximum ∑|I<sub>INJ(PIN)</sub>| is the absolute sum of the negative injected currents (instantaneous values).

# 6.3 Operating conditions

# 6.3.1 General operating conditions

Table 22. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>HCLK</sub>	Internal AHB clock frequency	-	0	80	
f <sub>PCLK1</sub>	Internal APB1 clock frequency	-	0	80	MHz
f <sub>PCLK2</sub>	Internal APB2 clock frequency	-	0	80	
$V_{DD}$	Standard operating voltage	-	1.71 (1)	3.6	V
		ADC or COMP used	1.62		
		DAC or OPAMP used	1.8		
$V_{DDA}$	Analog supply voltage	VREFBUF used	2.4	3.6	V
		ADC, DAC, OPAMP, COMP, VREFBUF not used	0		
$V_{BAT}$	Backup operating voltage	-	1.55	3.6	V
		TT_xx I/O	-0.3	V <sub>DDIOx</sub> +0.3	
$V_{IN}$	I/O input voltage	All I/O except TT_xx	-0.3	MIN(MIN( $V_{DD}$ , $V_{DDA}$ )+3.6 V, 5.5 V) <sup>(2)(3)</sup>	V
		LQFP100	-	476	
		LQFP64	-	444	
		LQFP48	-	350	
	Power dissipation at	UFBGA100	-	350	
$P_{D}$	$T_A = 85 ^{\circ}\text{C}$ for suffix 6 or	UFBGA64	-	307	mW
	$T_A = 105 ^{\circ}\text{C}$ for suffix $7^{(4)}$	UFQFPN48	-	606	
		UFQFPN32	-	523	
		WLCSP64	-	434	
		WLCSP49	-	416	
	Ambient temperature for the	Maximum power dissipation	-40	85	
	suffix 6 version	Low-power dissipation <sup>(5)</sup>	-40	105	
TA	Ambient temperature for the	Maximum power dissipation	-40	105	°c
IA	suffix 7 version	Low-power dissipation <sup>(5)</sup>	-40	125	
	Ambient temperature for the	Maximum power dissipation	<del>-4</del> 0	125	
	suffix 3 version	Low-power dissipation <sup>(5)</sup>	<del>-4</del> 0	130	
		Suffix 6 version	<del>-4</del> 0	105	
$T_J$	unction temperature range	Suffix 7 version	<del>-4</del> 0	125	°C
		Suffix 3 version	-40	130	

- 1. When RESET is released functionality is guaranteed down to  $V_{\mbox{\footnotesize{BOR0}}}$  Min.
- This formula has to be applied only on the power supplies related to the IO structure described by the pin definition table. Maximum I/O input voltage is the smallest value between MIN(V<sub>DD</sub>, V<sub>DDA</sub>)+3.6 V and 5.5V.
- 3. For operation with voltage higher than Min (V<sub>DD</sub>, V<sub>DDA</sub>) +0.3 V, the internal Pull-up and Pull-Down resistors must be disabled
- If T<sub>A</sub> is lower, higher P<sub>D</sub> values are allowed as long as T<sub>J</sub> does not exceed T<sub>Jmax</sub> (see Section 7.10: Thermal characteristics).
- In low-power dissipation state, T<sub>A</sub> can be extended to this range as long as T<sub>J</sub> does not exceed T<sub>Jmax</sub> (see Section 7.10: Thermal characteristics).

## 6.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 23* are derived from tests performed under the ambient temperature condition summarized in *Table 22*.

		•			
Symbol	Parameter	Conditions	Min	Max	Unit
+	V <sub>DD</sub> rise time rate		0	8	
$t_{VDD}$	V <sub>DD</sub> fall time rate	-	10	∞	
	V <sub>DDA</sub> rise time rate		0	∞	µs/V
¹∨DDA	V <sub>DDA</sub> fall time rate	<del>-</del>	10	∞	μ5/ ν

Table 23. Operating conditions at power-up / power-down

# 6.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 24* are derived from tests performed under the ambient temperature conditions summarized in *Table 22: General operating conditions*.

Table	24. Embedded	reset and	power	control	block ch	aracteri	stics

Symbol	Parameter	Conditions <sup>(1)</sup>	Min	Тур	Max	Unit
t <sub>RSTTEMPO</sub> (2)	Reset temporization after BOR0 is detected	V <sub>DD</sub> rising	-	250	400	μs
V <sub>BOR0</sub> <sup>(2)</sup>	Brown-out reset threshold 0	Rising edge	1.62	1.66	1.7	V
VBOR0`	Brown-out reset tilleshold o	Falling edge	1.6	1.64	1.69	V
V	Brown-out reset threshold 1	Rising edge	2.06	2.1	2.14	V
V <sub>BOR1</sub>	Brown-out reset tilleshold i	Falling edge	1.96	2	2.04	V
V	Brown-out reset threshold 2	Rising edge	2.26	2.31	2.35	V
V <sub>BOR2</sub>	Brown-out reset tilleshold 2	Falling edge	2.16	2.20	2.24	v
V	Brown-out reset threshold 3	Rising edge	2.56	2.61	2.66	V
V <sub>BOR3</sub>	Brown-out reset tilleshold 3	Falling edge	2.47	2.52	2.57	V
	Brown-out reset threshold 4	Rising edge	2.85	2.90	2.95	V
V <sub>BOR4</sub>	Brown-out reset tilleshold 4	Falling edge	2.76	2.81	2.86	V
V	Programmable voltage	Rising edge	2.1	2.15	2.19	V
V <sub>PVD0</sub>	detector threshold 0	Falling edge	2	2.05	2.1	V



Table 24. Embedded reset and power control block characteristics (continued)

Symbol	Parameter	Conditions <sup>(1)</sup>	Min	Тур	Max	Unit
V	DVD throubold 1	Rising edge	2.26	2.31	2.36	V
V <sub>PVD1</sub>	PVD threshold 1	Falling edge	2.15	2.20	2.25	V
V	PVD threshold 2	Rising edge	2.41	2.46	2.51	V
V <sub>PVD2</sub>	FVD tillesiloid 2	Falling edge	2.31	2.36	2.41	V
V	PVD threshold 3	Rising edge	2.56	2.61	2.66	V
V <sub>PVD3</sub>	F VD tillesiloid 3	Falling edge	2.47	2.52	2.57	V
V	PVD threshold 4	Rising edge	2.69	2.74	2.79	V
V <sub>PVD4</sub>	F VD tillesiloid 4	Falling edge	2.59	2.64	2.69	V
V	PVD threshold 5	Rising edge	2.85	2.91	2.96	V
V <sub>PVD5</sub>	FVD tillesiloid 5	Falling edge	2.75	2.81	2.86	V
V	PVD threshold 6	Rising edge	2.92	2.98	3.04	V
V <sub>PVD6</sub>	FVD tillesiloid o	Falling edge	2.84	2.90	2.96	V
V <sub>hyst_BORH0</sub>	Hysteresis voltage of BORH0	Hysteresis in continuous mode	-	20	-	mV
nye_serane		Hysteresis in other mode	-	30	-	
V <sub>hyst_BOR_PVD</sub>	Hysteresis voltage of BORH (except BORH0) and PVD	-	-	100	-	mV
I <sub>DD</sub> (BOR_PVD) <sup>(2)</sup>	BOR <sup>(3)</sup> (except BOR0) and PVD consumption from V <sub>DD</sub>	-	-	1.1	1.6	μΑ
V	V <sub>DDA</sub> peripheral voltage	Rising edge	1.61	1.65	1.69	V
V <sub>PVM3</sub>	monitoring	Falling edge	1.6	1.64	1.68	V
	V <sub>DDA</sub> peripheral voltage	Rising edge	1.78	1.82	1.86	V
$V_{PVM4}$	monitoring	Falling edge	1.77	1.81	1.85	V
V <sub>hyst_PVM3</sub>	PVM3 hysteresis	-	-	10	-	mV
V <sub>hyst_PVM4</sub>	PVM4 hysteresis	-	-	10	-	mV
I <sub>DD</sub> (PVM1)	PVM1 consumption from V <sub>DD</sub>	-	-	0.2	-	μΑ
I <sub>DD</sub> (PVM3/PVM4)	PVM3 and PVM4 consumption from V <sub>DD</sub>	-	-	2	-	μΑ

Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

<sup>2.</sup> Guaranteed by design.

<sup>3.</sup> BOR0 is enabled in all modes (except shutdown) and its consumption is therefore included in the supply current characteristics tables.

# 6.3.4 Embedded voltage reference

The parameters given in *Table 25* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 22: General operating conditions*.

Table 25. Embedded internal voltage reference

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>REFINT</sub>	Internal reference voltage	-40 °C < T <sub>A</sub> < +130 °C	1.182	1.212	1.232	V
t <sub>S_vrefint</sub> (1)	ADC sampling time when reading the internal reference voltage	-	4 <sup>(2)</sup>	-	-	μs
t <sub>start_vrefint</sub>	Start time of reference voltage buffer when ADC is enable	-	ı	8	12 <sup>(2)</sup>	μs
I <sub>DD</sub> (V <sub>REFINTBUF</sub> )	V <sub>REFINT</sub> buffer consumption from V <sub>DD</sub> when converted by ADC	-	-	12.5	20 <sup>(2)</sup>	μΑ
$\Delta V_{REFINT}$	Internal reference voltage spread over the temperature range	V <sub>DD</sub> = 3 V	-	5	7.5 <sup>(2)</sup>	mV
T <sub>Coeff</sub>	Temperature coefficient	-40°C < T <sub>A</sub> < +130°C	-	30	50 <sup>(2)</sup>	ppm/°C
A <sub>Coeff</sub>	Long term stability	1000 hours, T = 25°C	-	-	TBD <sup>(2)</sup>	ppm
V <sub>DDCoeff</sub>	Voltage coefficient	3.0 V < V <sub>DD</sub> < 3.6 V	-	250	1200 <sup>(2)</sup>	ppm/V
V <sub>REFINT_DIV1</sub>	1/4 reference voltage		24	25	26	
V <sub>REFINT_DIV2</sub>	1/2 reference voltage	-	49	50 51 <sub>V</sub>		V <sub>REFINT</sub>
V <sub>REFINT_DIV3</sub>	3/4 reference voltage		74	75	76	KEFINI

<sup>1.</sup> The shortest sampling time can be determined in the application by multiple iterations.



<sup>2.</sup> Guaranteed by design.




Figure 19. V<sub>REFINT</sub> versus temperature

## 6.3.5 Supply current characteristics

92/207

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 18: Current consumption measurement scheme*.

### Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted with the minimum wait states number, depending on the f<sub>HCLK</sub> frequency (refer to the table "Number of wait states according to CPU clock (HCLK) frequency" available in the RM0394 reference manual).
- When the peripherals are enabled f<sub>PCLK</sub> = f<sub>HCLK</sub>

The parameters given in *Table 26* to *Table 39* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 22: General operating conditions*.






Table 26. Current consumption in Run and Low-power run modes, code with data processing running from Flash, ART enable (Cache ON Prefetch OFF)

		Condi	itions				TYP					MAX <sup>(1)</sup>			
Symbol	Parameter	-	Voltage scaling	f <sub>HCLK</sub>	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	Unit
				26 MHz	2.37	2.38	2.44	2.52	2.66	2.7	2.7	2.8	2.9	3.2	
				16 MHz	1.5	1.52	1.57	1.64	1.79	1.7	1.7	1.8	2.0	2.3	
			Range 2	8 MHz	0.81	0.82	0.87	0.94	1.08	0.9	0.9	1.0	1.2	1.5	
				4 MHz	0.46	0.47	0.52	0.59	0.73	0.5	0.6	0.6	0.8	1.1	
				2 MHz	0.29	0.3	0.34	0.41	0.55	0.3	0.4	0.4	0.6	0.9	
		f <sub>HCLK</sub> = f <sub>HSE</sub> up to 48MHz included,		1 MHz	0.2	0.21	0.25	0.32	0.46	0.2	0.3	0.3	0.5	0.8	
I <sub>DD ALL</sub>	Supply current in	bypass mode PLL ON above 48 MHz all peripherals disable		100 kHz	0.12	0.13	0.17	0.24	0.38	0.1	0.2	0.2	0.4	0.7	mA
I <sub>DD_ALL</sub> (Run)	Run mode		ole	80 MHz	8.53	8.56	8.64	8.74	8.92	9.5	9.6	9.7	9.9	10.3	
				72 MHz	7.7	7.73	7.8	7.9	8.08	8.6	8.6	8.7	8.9	9.3	
				64 MHz	6.86	6.9	6.97	7.06	7.23	7.7	7.7	7.8	8.0	8.3	
			Range 1	48 MHz	5.13	5.16	5.23	5.32	5.49	5.8	5.8	6.0	6.1	6.5	
				32 MHz	3.46	3.48	3.55	3.64	3.8	3.9	4.0	4.1	4.2	4.6	
				24 MHz	2.63	2.64	2.71	2.79	2.96	3.0	3.0	3.1	3.3	3.6	
				16 MHz	1.8	1.81	1.87	1.96	2.12	2.0	2.1	2.2	2.3	2.7	
	Supply			2 MHz	211	230	280	355	506	273.8	301.1	360.4	502.7	815.9	
I <sub>DD ALL</sub>	Supply current in	f <sub>HCLK</sub> = f <sub>MSI</sub>		1 MHz	117	134	179	254	404	154.7	184.6	249.6	398.4	712.4	μA
(LPR  un)	Low-power run mode	all peripherals disab	le	400 kHz	58.5	70.4	116	189	338	80.2	111.5	179.7	330.8	643.4	μΑ
	Tarrinode			100 kHz	30	41.1	85.2	159	308	46.5	76.6	147.1	299.1	611.2	

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

DocID028800 Rev 2

Table 27. Current consumption in Run and Low-power run modes, code with data processing running from Flash, ART disable

		Condi	itions				TYP					MAX <sup>(1)</sup>			
Symbol	Parameter	-	Voltage scaling	f <sub>HCLK</sub>	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	Unit
				26 MHz	2.66	2.68	2.73	2.81	2.96	3.0	3.1	3.2	3.3	3.6	
				16 MHz	1.88	1.9	1.94	2.02	2.17	2.1	2.2	2.3	2.4	2.7	
				8 MHz	1.05	1.06	1.11	1.18	1.33	1.2	1.2	1.3	1.4	1.7	
		Range 2	4 MHz	0.6	0.62	0.66	0.73	0.87	0.7	0.7	0.8	0.9	1.2		
		fuer v = fuer up to		2 MHz	0.36	0.37	0.34	0.48	0.62	0.4	0.4	0.5	0.6	0.9	
I <sub>DD_ALL</sub> Supply current in (Run)	f <sub>HCLK</sub> = f <sub>HSE</sub> up to 48MHz included,		1 MHz	0.23	0.25	0.25	0.36	0.5	0.3	0.3	0.4	0.5	0.8		
	current in	bypass mode		100 kHz	0.12	0.14	0.17	0.25	0.39	0.1	0.2	0.2	0.4	0.7	mA
(Run)	Run mode		е	80 MHz	8.56	8.61	8.69	8.79	8.97	9.6	9.7	9.8	10.0	10.3	, \
				72 MHz	7.74	7.79	7.86	7.96	8.14	8.7	8.7	8.8	9.0	9.4	
				64 MHz	7.63	7.68	7.75	7.85	8.04	8.6	8.6	8.7	8.9	9.3	
			Range 1	48 MHz	6.36	6.4	6.48	6.58	6.76	7.2	7.3	7.4	7.6	7.9	
				32 MHz	4.56	4.6	4.66	4.76	4.93	5.2	5.2	5.3	5.5	5.8	
				24 MHz	3.45	3.48	3.54	3.64	3.8	3.9	4.0	4.1	4.2	4.6	
				16 MHz	2.48	2.51	2.56	2.65	2.82	2.8	2.9	3.0	3.1	3.5	
	Cupply			2 MHz	310	317	364	440	593	375.3	400.9	456.7	595.3	909.6	
I <sub>DD_ALL</sub>	Supply current in	f <sub>HCLK</sub> = f <sub>MSI</sub>		1 MHz	157	173	226	296	448	204.8	234.2	298.2	445.8	758.9	μA
(LPRun)	Low-power run	all peripherals disab	le	400 kHz	72.6	89	130	206	356	99.7	131.2	199.7	349.3	663.7	μΑ
	Tuit	' '	100 kHz	32.3	46	89.7	164	314	52.4	82.1	153.3	301.2	616.9		

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.





Table 28. Current consumption in Run and Low-power run modes, code with data processing running from SRAM1

		Condi	itions				TYP					MAX <sup>(1)</sup>			
Symbol	Parameter	-	Voltage scaling	f <sub>HCLK</sub>	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	Unit
				26 MHz	2.42	2.43	2.49	2.56	2.71	2.7	2.7	2.8	3.0	3.3	
				16 MHz	1.54	1.55	1.6	1.67	1.82	1.7	1.7	1.8	2.0	2.3	
		Range 2	8 MHz	0.82	0.84	0.88	0.95	1.1	0.9	1.0	1.0	1.2	1.5		
			4 MHz	0.47	0.48	0.52	0.59	0.73	0.5	0.6	0.6	0.8	1.1		
		f = f up to		2 MHz	0.29	0.3	0.34	0.41	0.55	0.3	0.4	0.4	0.6	0.9	
		f <sub>HCLK</sub> = f <sub>HSE</sub> up to 48MHz included,	z included,	1 MHz	0.2	0.21	0.25	0.32	0.46	0.2	0.3	0.3	0.5	0.8	
I <sub>DD_ALL</sub> Supply current in	bypass mode		100 kHz	0.12	0.13	0.17	0.24	0.38	0.1	0.2	0.2	0.4	0.7	mA	
(Run)	Run mode	PLL ON above 48 MHz all peripherals disable		80 MHz	8.63	8.68	8.74	8.84	9.01	9.5	9.6	9.7	9.9	10.2	
				72 MHz	7.79	7.83	7.9	7.99	8.17	8.6	8.6	8.8	8.9	9.3	
				64 MHz	6.95	6.99	7.05	7.15	7.32	7.7	7.7	7.9	8.0	8.4	
			Range 1	48 MHz	5.19	5.22	5.29	5.38	5.55	5.8	5.8	5.9	6.1	6.5	
				32 MHz	3.51	3.53	3.6	3.68	3.85	3.9	4.0	4.1	4.2	4.6	
				24 MHz	2.66	2.68	2.74	2.83	2.99	3.0	3.0	3.1	3.3	3.6	
				16 MHz	1.82	1.84	1.89	1.98	2.14	2.0	2.1	2.2	2.3	2.7	
	0			2 MHz	205	228	275	352	501	276.5	302.3	358.4	502.5	816.4	
I <sub>DD_ALL</sub>	Supply current in	f <sub>HCLK</sub> = f <sub>MSI</sub>	e	1 MHz	111	126	175	248	397	151.3	180.9	245.3	390.7	703.4	μA
(LPRun)	low-power run mode	oower all peripherals disable		400 kHz	49.2	62.7	108	181	330	73.3	104.0	170.8	321.0	632.4	μπ
	Tarrinode			100 kHz	21.5	33.3	76.6	151	299	36.4	67.7	137.2	287.8	600.8	

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

Table 29. Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART enable (Cache ON Prefetch OFF)

			Conditio	ons	TYP		TYP		
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit	
			Ν	Reduced code <sup>(1)</sup>	2.37		91		
			2 MHz	Coremark	2.69		103		
		£ _£	Range 2 LK = 26 l	Dhrystone 2.1	2.74	mA	105	μΑ/MHz	
		f <sub>HCLK</sub> = f <sub>HSE</sub> up to 48 MHz	Ra fHCLK	Fibonacci	2.58		99		
I <sub>DD_ALL</sub>	Supply	included, bypass	Ť	While(1)	2.30		88		
(Run)	current in Run mode	mode PLL ON above 48 MHz all peripherals disable	Z	Reduced code <sup>(1)</sup>	8.53		107		
			ige 1 80 MHz	Coremark	9.68		121		
		disable	<u> </u>	Dhrystone 2.1	9.76	mA	122	μΑ/MHz	
			Ra fhcLK	Fibonacci	9.27		116		
			Ť	While(1)	8.20		103		
				Reduced code <sup>(1)</sup>	211		106		
	Supply			Coremark	251		126		
I <sub>DD_ALL</sub> (LPRun)	current in Low-power	f <sub>HCLK</sub> = f <sub>MSI</sub> = 2 M all peripherals dis		Dhrystone 2.1	269	μΑ	135	μΑ/MHz	
(LPKUN)   I	run	-   -   -   -   -   -   -   -   -   -		Fibonacci	230		115	1	
				While(1)	286		143		

<sup>1.</sup> Reduced code used for characterization results provided in *Table 26*, *Table 27*, *Table 28*.

Table 30. Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART disable

			Conditio	ns	TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
			H	Reduced code <sup>(1)</sup>	2.66		102	
			Range 2 <sub>LK</sub> = 26 MHz	Coremark	2.44		94	
		$f_{HCLK} = f_{HSE}$ up to	ange = 20	Dhrystone 2.1	2.46	mA	95	μA/MHz
	0	48 MHz included,	Ra fHCLK	Fibonacci	2.27		87	
I <sub>DD_ALL</sub>	Supply current in Run mode	48 MHz all peripherals		While(1)	2.20		84.6	
(Run)			Range 1 LK = 80 MHz	Reduced code <sup>(1)</sup>	8.56		107	μΑ/MHz
				Coremark	8.00		100	
		disable		Dhrystone 2.1	7.98	mA	100	
			Ra fHCLK	Fibonacci	7.41		93	
			Ţ	While(1)	7.83		98	
				Reduced code <sup>(1)</sup>	310		155	
	Supply	f -f -2 MI		Coremark	342		171	
I <sub>DD_ALL</sub> (LPRun)	current in Low-power	f <sub>HCLK</sub> = f <sub>MSI</sub> = 2 Mł all peripherals disa		Dhrystone 2.1	324	μΑ	162	μA/MHz
(=: : (5)	run			Fibonacci	324		162	
	Tull			While(1)	384		192	

<sup>1.</sup> Reduced code used for characterization results provided in *Table 26*, *Table 27*, *Table 28*.

Table 31. Typical current consumption in Run and Low-power run modes, with different codes running from SRAM1

			Conditio	ons	TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
			Hz	Reduced code <sup>(1)</sup>	2.42		93	
			Range 2 <sub>LK</sub> = 26 MHz	Coremark	2.18		84	
		f <sub>HCLK</sub> = f <sub>HSE</sub> up to	ange = 2(	Dhrystone 2.1	2.40	mA	92	μΑ/MHz
		48 MHz included,	Ranę f <sub>HCLK</sub> = J	Fibonacci	2.40		92	
I <sub>DD_ALL</sub>	Supply current in	bypass mode PLL ON above	f,	While(1)	2.29		88	
(Run)	Run mode		1 MHz	Reduced code <sup>(1)</sup>	8.63		108	μΑ/MHz
			3e 80	Coremark	7.76		97	
		disable		Dhrystone 2.1	8.55	mA	107	
			Ranç f <sub>HCLK</sub> =	Fibonacci	8.56		107	
			f,	While(1)	8.12		102	
				Reduced code <sup>(1)</sup>	205		103	
	Supply	f -f -0.MI	-	Coremark	188		94	
I <sub>DD_ALL</sub> (LPRun)	current in	f <sub>HCLK</sub> = f <sub>MSI</sub> = 2 MH   all peripherals disa		Dhrystone 2.1	222	μΑ	111	μΑ/MHz
(El rail)	Low-power a	all peripherals disable		Fibonacci	204		102	<b> </b>
				While(1)	211		106	

<sup>1.</sup> Reduced code used for characterization results provided in *Table 26*, *Table 27*, *Table 28*.



Table 32. Current consumption in Sleep and Low-power sleep modes, Flash ON

		Cond	ditions				TYP					MAX <sup>(1)</sup>			
Symbol	Parameter	-	Voltage scaling	f <sub>HCLK</sub>	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	Unit
				26 MHz	0.68	0.69	0.74	0.81	0.95	8.0	0.8	0.9	1.0	1.3	
				16 MHz	0.46	0.48	0.52	0.59	0.73	0.5	0.6	0.6	0.8	1.1	
				8 MHz	0.29	0.30	0.34	0.41	0.55	0.3	0.4	0.4	0.6	0.9	
			Range 2	4 MHz	0.20	0.21	0.25	0.32	0.46	0.2	0.3	0.3	0.5	0.8	
		f <sub>HCLK</sub> = f <sub>HSE</sub> up to 48 MHz		2 MHz	0.16	0.17	0.21	0.28	0.42	0.2	0.2	0.3	0.4	0.7	
	Supply	included, bypass		1 MHz	0.13	0.15	0.19	0.26	0.40	0.1	0.2	0.3	0.4	0.7	
I <sub>DD_ALL</sub>	current in	mode		100 kHz	0.11	0.13	0.17	0.24	0.38	0.1	0.2	0.2	0.4	0.7	mA
(Sleep)	sleep	pll ON above		80 MHz	2.23	2.25	2.30	2.38	2.54	2.5	2.5	2.6	2.8	3.1	
	mode,	48 MHz all peripherals		72 MHz	2.02	2.04	2.10	2.18	2.34	2.2	2.3	2.4	2.5	2.9	
		disable		64 MHz	1.82	1.84	1.89	1.98	2.14	2.0	2.1	2.1	2.3	2.6	
			Range 1	48 MHz	1.34	1.36	1.42	1.50	1.66	1.5	1.6	1.7	1.8	2.2	
				32 MHz	0.93	0.95	1.01	1.09	1.25	1.1	1.1	1.2	1.4	1.7	
				24 MHz	0.73	0.75	0.80	0.88	1.04	0.8	0.9	1.0	1.1	1.4	
				16 MHz	0.53	0.55	0.60	0.68	0.84	0.6	0.6	0.7	0.9	1.2	
	Supply			2 MHz	71.8	80.7	125	200	350	91.1	122.7	191.3	341.5	653.5	
I <sub>DD ALL</sub>	current in low-power	f <sub>HCLK</sub> = f <sub>MSI</sub>		1 MHz	45.0	57.3	101	176	325	63.2	95.4	165.4	316.5	628.7	μA
I <sub>DD_ALL</sub> (LPSleep)	sleep	all peripherals disa	able	400 kHz	27.0	40.7	84.6	158	308	43.9	75.8	147.2	297.6	609.2	μΑ
	mode			100 kHz	22.8	30.9	63.3	113.2	207.7	35.2	67.9	140.9	290.8	602.4	

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.





Table 33. Current consumption in Low-power sleep modes, Flash in power-down

		Co	nditions				TYP					MAX <sup>(1)</sup>			
Symbol	Parameter	-	Voltage scaling	f <sub>HCLK</sub>	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	Unit
				2 MHz	58.7	70.7	103.2	153.7	248.5	80	113	180	330	641	
I <sub>DD ALL</sub>	Supply current in low-power	f <sub>HCLK</sub> = f <sub>MSI</sub>		1 MHz	39.4	47.2	79.3	129.6	224.8	53	86	154	304	616	uА
I <sub>DD_ALL</sub> (LPSleep)	sleep mode	all peripherals	s disable	400 kHz	20.8	30.8	62.1	112.5	207.8	35	67	137	286	597	μΛ
				100 kHz	14.3	23.1	55.1	105.7	201.5	27	58	130	279	590	

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

Table 34. Current consumption in Stop 2 mode

Symbol	Parameter	Conditions				TYP					MAX <sup>(1)</sup>			Unit
Symbol	Parameter	-	V <sub>DD</sub>	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	
			1.8 V	1	2.54	8.74	19.8	43.4	2.0	5.6	21.1	50.8	116.0	
I <sub>DD_ALL</sub>	Supply current in Stop 2 mode,	_	2.4 V	1.02	2.59	8.89	20.2	44.3	2.1	5.8	21.6	52.3	119.6	μA
(Stop 2)	RTC disabled	_	3 V	1.06	2.67	9.11	20.7	45.5	2.1	5.9	22.2	53.7	123.2	μΛ
			3.6 V	1.23	2.88	9.56	21.6	47.3	2.3	6.1	23.0	55.8	127.9	
			1.8 V	1.3	2.82	9.02	20.1	43.6	2.5	6.2	21.6	51.3	116.3	
		RTC clocked by LSI	2.4 V	1.39	2.95	9.24	20.5	44.6	2.8	6.4	22.3	52.8	120.0	
		TO Clocked by Lot	3 V	1.5	3.11	9.55	21.1	45.8	3.0	6.8	23.0	54.5	123.8	
			3.6 V	1.76	3.42	10.1	22.1	47.8	3.3	7.2	24.1	56.7	128.7	
			1.8 V	1.36	2.9	9.1	20.1	43.7	-	-	-	-	-	
I <sub>DD_ALL</sub> (Stop 2 with	Supply current in Stop 2 mode,	RTC clocked by LSE	2.4 V	1.48	3.09	9.44	20.8	45	-	-	-	-	-	μA
RTC)	RTC enabled	bypassed at 32768 Hz	3 V	1.83	3.67	10.4	22.3	47.3	-	-	-	-	-	μΛ
,			3.6 V	3.58	6.17	13.9	26.6	53	-	-	-	-	-	
			1.8 V	1.28	2.81	9.13	20.8	-	-	-	-	-	-	
		RTC clocked by LSE quartz <sup>(2)</sup>	2.4 V	1.39	2.93	9.34	21.3	-	-	-	-	-	-	
		in low drive mode	3 V	1.59	3.1	9.64	21.8	-	-	-	-	-	-	
			3.6 V	1.86	3.45	10.2	22.8	-	-	-	-	-	-	

Table 34. Current consumption in Stop 2 mode (continued)

Symbol	Parameter	Conditions				TYP					MAX <sup>(1)</sup>			Unit
Symbol	rarameter	-	$V_{DD}$	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	Oilit
		Wakeup clock is MSI = 48 MHz, voltage Range 1. See <sup>(3)</sup> .	3 V	1.85	-	-	-	-	-	-	-	-	-	
I <sub>DD_ALL</sub> (wakeup from Stop2)	Supply current during wakeup from Stop 2 mode	Wakeup clock is MSI = 4 MHz, voltage Range 2. See <sup>(3)</sup> .	3 V	1.52	-	-	-	-	-	-	-	-	-	mA
		Wakeup clock is HSI16 = 16 MHz, voltage Range 1. See <sup>(3)</sup> .	3 V	1.54	-	1	-	-	-	-	1	-	-	

<sup>1.</sup> Guaranteed based on test during characterization, unless otherwise specified.



<sup>2.</sup> Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

<sup>3.</sup> Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in *Table 41: Low-power mode wakeup timings*.



Table 35. Current consumption in Stop 1 mode

Symbol	Parameter	Conditions				TYP					MAX <sup>(1)</sup>			Unit
Symbol	Farameter	-	$V_{DD}$	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	Oilit
	Supply		1.8 V	4.34	12.4	43.6	96.4	204	9.3	27.4	98.9	198.7	397.5	
I <sub>DD_ALL</sub>	current in	_	2.4 V	4.35	12.5	43.8	97	205	9.4	27.6	99.5	199.0	398.0	μA
(Stop 1)	Stop 1 mode, RTC disabled		3 V	4.41	12.6	44.1	97.7	207	9.5	27.8	100.3	200.4	400.8	_ M, (
	RTC disabled		3.6 V	4.56	12.9	44.8	98.9	210	9.7	28.3	101.7	202.1	404.2	
			1.8 V	4.63	12.7	43.9	96.8	205	9.9	28.0	99.5	198.9	397.8	
		RTC clocked by LSI	2.4 V	4.78	12.8	44.2	97.4	206	10.1	28.3	100.3	199.5	399.0	
		Tri o clocked by Lor	3 V	4.93	13	44.6	98.1	207	10.4	28.7	101.2	200.9	401.9	
			3.6 V	5.05	13.4	45.3	99.5	210	10.8	29.4	102.8	202.5	405.0	
	Supply		1.8 V	4.7	12.8	44	96.9	205	i	-	-	-	-	
I <sub>DD_ALL</sub> (Stop 1 with	current in stop	RTC clocked by LSE	2.4 V	4.95	13	44.4	97.6	206	-	-	-	-	-	μΑ
RTC)	1 mode,	bypassed, at 32768 Hz	3 V	5.33	13.6	45.4	99.1	209	-	-	-	-	-	μ/ (
,	RTC enabled		3.6 V	6.91	16.1	48.8	103	216	-	-	-	-	-	
			1.8 V	4.76	12.3	43.7	99.1	-	-	-	-	-	-	
		RTC clocked by LSE quartz <sup>(2)</sup>	2.4 V	4.95	12.4	43.8	99.3	-	-	-	-	-	-	
		in low drive mode	3 V	5.1	12.6	44.1	99.6	-	-	-	-	-	-	
			3.6 V	5.65	13	44.8	101	-	-	-	-	-	-	
		Wakeup clock MSI = 48 MHz, voltage Range 1. See <sup>(3)</sup> .	3 V	1.14	-	-	-	-	-	-	-	-	-	
I <sub>DD_ALL</sub> (wakeup from Stop1)	Supply current during wakeup from Stop 1	Wakeup clock MSI = 4 MHz, voltage Range 2. See <sup>(3)</sup> .	3 V	1.22	-	-	-	-	-	-	-	-	-	mA
	,	Wakeup clock HSI16 = 16 MHz, voltage Range 1. See <sup>(3)</sup> .	3 V	1.20	-	-	-	-	-	-	-	-	-	

<sup>1.</sup> Guaranteed based on test during characterization, unless otherwise specified.

<sup>2.</sup> Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

<sup>3.</sup> Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in *Table 41: Low-power mode wakeup timings*.

Table 36. Current consumption in Stop 0

Symbol	Parameter -	Conditions			TYP					MAX <sup>(1)</sup>			Unit
Symbol	Parameter	V <sub>DD</sub>	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	
	Supply	1.8 V	108	119	158	221	347	133	158	244	395	704	
I <sub>DD_ALL</sub>	current in	2.4 V	110	121	160	223	349	136	161	248	399	710	μA
(Stop 0)	Stop 0 mode,	3 V	111	123	161	224	352	139	164	251	403	716	μΑ
	RTC disabled	3.6 V	114	125	163	227	355	142	167	254	408	722 <sup>(2)</sup>	

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.



<sup>2.</sup> Guaranteed by test in production.



		Table 37.	Curre	nt con	sumpti	on in S	tandby	mode						
Comple ed	Downwoodow	Conditions				TYP					MAX <sup>(1)</sup>			Unit
Symbol	Parameter	-	$V_{DD}$	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	Uni
			1.8 V	27.7	144	758	2 072	5 425	119	425	2866	7524	20510	
		no independent watchdog	2.4 V	50.9	187	892	2 408	6 247	183	564	3383	8778	23768	
	Supply current in Standby	no independent watchdog	3 V	90.2	253	1 090	2 884	7 409	225	681	3912	10071	26976	
I <sub>DD ALL</sub>	mode (backup		3.6 V	253	459	1 474	3 575	8 836	292	877	4638	11659	30758	nA
(Standby)	registers		1.8 V	216	-	-	-	-	-	-	-	-	-	IIA
	retained), RTC disabled	with independent	2.4 V	342	-	-	-	-	-	-	-	-	-	
		watchdog	3 V	416	-	-	-	-	-	-	-	-	-	
			3.6 V	551	-	1	-	-	-	-	-		-	
			1.8 V	287	407	989	2 230	5 396	585	944	3344	7866	20504	
		RTC clocked by LSI, no	2.4 V	386	526	1 201	2 638	6 274	811	1230	4007	9246	23824	
		independent watchdog	3 V	513	679	1 478	3 167	7 414	1022	1521	4683	10671	27124	
			3.6 V	771	978	1 963	3 992	9 039	1284	1924	5577	12383	30954	nA
			1.8 V	342	-	-	-	-	-	-	-	-	-	
	Supply current	RTC clocked by LSI, with	2.4 V	521	-	-	-	-	-	-	-	-	-	
I <sub>DD_ALL</sub>	in Standby	independent watchdog	3 V	655	-	-	-	-	-	-	-	-	-	
(Standby	mode (backup registers		3.6 V	865	-	-	-	-	-	-	-	-	-	
with RTC)	retained),		1.8 V	142	126	865	2 220	5 650	-	-	-	-	-	
	RTC enabled	RTC clocked by LSE	2.4 V	249	219	1 090	2 660	6 600	-	-	-	-	-	
		bypassed at 32768Hz	3 V	404	364	1 410	3 260	7 850	-	-	-	-	-	
			3.6 V	742	670	2 000	4 230	9 700	-	-	-	-	-	nA
			1.8 V	281	423	1 046	2 410	5 700	-	-	-	-	-	] '''
		RTC clocked by LSE	2.4 V	388	548	1 268	2 847	6 564	-	-	-	-	-	
		quartz <sup>(3)</sup> in low drive mode	3 V	535	715	1 565	3 420	7 694	-	-	-	-	-	
			3.6 V	836	1 048	2 081	4 311	9 338	-	-	-	-	-	

Table 37. Current consumption in Standby mode (continued)

Symbol	Parameter	Conditions				TYP					MAX <sup>(1)</sup>			Unit
Cymbol	1 didilictor	-	$V_{DD}$	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	_
	Supply current to be added in		1.8 V	173	349	1 009	2 158	4 542	249	527	1604	3402	6908	_
(SRAM2) <sup>(4)</sup>	Standby mode when SRAM2	-	2.4 V 3 V	174 178	345 350	1 015 1 019	2 163 2 148	4 535 4 419	271 277	589 594	1623 1628	3438 3467	6924 6935	nA
	is retained		3.6 V	184	352	1 033	2 208	4 610	293	611	1631	3480	6948	
I <sub>DD_ALL</sub> (wakeup from Standby)	Supply current during wakeup from Standby mode	Wakeup clock is MSI = 4 MHz. See <sup>(5)</sup> .	3 V	1.23	-	-	-	-	-	-	-	-	-	mA

- 1. Guaranteed by characterization results, unless otherwise specified.
- 2. Guaranteed by test in production.
- 3. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.
- 4. The supply current in Standby with SRAM2 mode is: I<sub>DD\_ALL</sub>(Standby) + I<sub>DD\_ALL</sub>(SRAM2). The supply current in Standby with RTC with SRAM2 mode is: I<sub>DD\_ALL</sub>(Standby + RTC) + I<sub>DD\_ALL</sub>(SRAM2).
- 5. Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in *Table 41: Low-power mode wakeup timings*.

Table 38. Current consumption in Shutdown mode

Symbol	Parameter	Conditions				TYP					MAX <sup>(1)</sup>			Unit
Symbol	raiametei	-	V <sub>DD</sub>	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	
	Supply current		1.8 V	7.82	190	386	1 286	3 854	25.0	255	1721	5052	15543	
	in Shutdown mode		2.4 V	23	229	485	1 517	4 431	34.9	270	2085	5878	17639	
I <sub>DD_ALL</sub> (Shutdown)	(backup	-	3 V	44.3	290	634	1 878	5 310	70.1	345	2454	6755	19984	nA
(Grididowii)	registers retained) RTC disabled		3.6 V	212	397	977	2 516	6 656	119.1	496	2992	7939	22860	





Table 38. Current consumption in Shutdown mode (continued)

Symbol	Parameter	Conditions				TYP					MAX <sup>(1)</sup>			Unit
Symbol	raiametei	-	$V_{DD}$	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	
			1.8 V	63	133	522	1 490	4 270	-	-	-	-	-	
	Supply current	RTC clocked by LSE	2.4 V	165	253	710	1 830	4 980	-	-	-	-	-	
	in Shutdown	bypassed at 32768 Hz	3 V	316	423	990	2 340	6 050	-	-	-	-	-	
I <sub>DD_ALL</sub> (Shutdown	mode (backup		3.6 V	649	787	1 530	3 220	7 710	-	-	-	-	-	nA
with RTC)	(backup registers		1.8 V	203	293	700	1 675	-	-	-	-	-	-	IIA
,	retained) RTC	RTC clocked by LSE quartz <sup>(2)</sup> in low drive	2.4 V	303	411	880	2 001	-	-	-	-	-	-	
	enabled	mode	3 V	448	567	1 136	2 479	-	-	-	-	-	-	
			3.6 V	744	887	1 609	3 256	-	-	-	-	-	-	
I <sub>DD_ALL</sub> (wakeup from Shutdown)	Supply current during wakeup from Shutdown mode	Wakeup clock is MSI = 4 MHz. See <sup>(3)</sup> .	3 V	0.780	-	-	-	-	-	-	-	-	-	mA

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

<sup>2.</sup> Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

<sup>3.</sup> Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in *Table 41: Low-power mode wakeup timings*.

**Electrical characteristics** 

Table 39. Current consumption in VBAT mode

Symbol	Parameter	Conditions				TYP					MAX <sup>(1)</sup>			Unit
Cymbol	i arameter	-	V <sub>BAT</sub>	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	Oiiit
			1.8 V	2	12	66	193	540	5	30	165	482	1350	
		RTC disabled	2.4 V	1	12	73	217	600	6	30	182	542	1500	ĺ
		INTO disabled	3 V	5	16	92	266	731	12.5	40	230	665	1928	ĺ
			3.6 V	6	30	161	459	1 269	15	75	402	1147	3173	ĺ
			1.8 V	154	175	247	430	-	-	-	-	-	-	İ
I <sub>DD VBAT</sub>	Backup domain	RTC enabled and clocked by LSE	2.4 V	228	246	335	542	-	-	-	-	-	-	nA
(VBAT)	supply current	bypassed at 32768 Hz	3 V	316	340	459	714	-	-	-	-	-	-	11/2
			3.6 V	419	462	684	1 140	-	-	-	-	-	-	İ
			1.8 V	256	297	385	558	823	-	-	-	-	-	İ
		RTC enabled and clocked by LSE	2.4 V	345	381	477	673	906	-	-	-	-	-	İ
		quartz <sup>(2)</sup>	3 V	455	495	603	836	1 085	-	-	-	-	-	
		•	3.6 V	591	642	824	1 207	1 733	-	-	-	-	-	

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.



<sup>2.</sup> Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

### I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

#### I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 60: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

#### Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

#### I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 40: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where

 $I_{\mbox{SW}}$  is the current sunk by a switching I/O to charge/discharge the capacitive load

V<sub>DDIOx</sub> is the I/O supply voltage

 $f_{\mbox{SW}}$  is the I/O switching frequency

C is the total capacitance seen by the I/O pin:  $C = C_{INT} + C_{EXT} + C_{S}$ 

C<sub>S</sub> is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

### On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 40*. The MCU is placed under the following conditions:

- All I/O pins are in Analog mode
- The given value is calculated by measuring the difference of the current consumptions:
  - when the peripheral is clocked on
  - when the peripheral is clocked off
- Ambient operating temperature and supply voltage conditions summarized in Table 19: Voltage characteristics
- The power consumption of the digital part of the on-chip peripherals is given in *Table 40*. The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

Table 40. Peripheral current consumption

	Peripheral	Range 1	Range 2	Low-power run and sleep	Unit
	Bus Matrix <sup>(1)</sup>	3.2	2.9	3.1	
	ADC independent clock domain	0.4	0.1	0.2	
	ADC clock domain	2.1	1.9	1.9	
	CRC	0.4	0.2	0.3	
	DMA1	1.4	1.3	1.4	
	DMA2	1.5	1.3	1.4	
	FLASH	6.2	5.2	5.8	
	GPIOA <sup>(2)</sup>	1.7	1.4	1.6	
	GPIOB <sup>(2)</sup> )	1.6	1.3	1.6	
AHB	GPIOC <sup>(2)</sup>	1.7	1.5	1.6	
АПВ	GPIOD <sup>(2)</sup>	1.8	1.6	1.7	
	GPIOE <sup>(2)</sup>	1.7	1.6	1.6	μΑ/MHz
	GPIOH <sup>(2)</sup>	0.6	0.6	0.5	
	QSPI	7.0	5.8	7.3	
	RNG independent clock domain	2.2	N/A	N/A	
	RNG clock domain	0.5	N/A	N/A	
	SRAM1	0.8	0.9	0.7	
	SRAM2	1.0	0.8	0.8	
	TSC	1.6	1.3	1.3	
	All AHB Peripherals	25.2	21.7	23.6	
	AHB to APB1 bridge <sup>(3)</sup>	0.9	0.7	0.9	
APB1	CAN1	4.1	3.2	3.9	
	DAC1	2.4	1.8	2.2	

108/207 DocID028800 Rev 2



Table 40. Peripheral current consumption (continued)

	Peripheral	Range 1	Range 2	Low-power run and sleep	Unit
	RTCA	1.7	1.1	2.1	
	CRS	0.3	0.3	0.6	
	I2C1 independent clock domain	3.5	2.8	3.4	
	I2C1 clock domain	1.1	0.9	1.0	
	I2C2 independent clock domain	3.5	3.0	3.4	
	I2C2 clock domain	1.1	0.7	0.9	
	I2C3 independent clock domain	2.9	2.3	2.5	
	I2C3 clock domain	0.9	0.4	0.8	
	LPUART1 independent clock domain	1.9	1.6	1.8	
	LPUART1 clock domain	0.6	0.6	0.6	
	LPTIM1 independent clock domain	2.9	2.4	2.8	
	LPTIM1 clock domain	0.8	0.4	0.7	
	LPTIM2 independent clock domain	3.1	2.7	3.9	
	LPTIM2 clock domain	0.8	0.7	0.8	
APB1	OPAMP	0.4	0.2	0.4	μΑ/MHz
	PWR	0.4	0.1	0.4	μΑνίνιπΖ
	SPI2	1.8	1.6	1.6	
	SPI3	1.7	1.3	1.6	
	SWPMI1 independent clock domain	1.9	1.6	1.9	
	SWPMI1 clock domain	0.9	0.7	0.8	
	TIM2	6.2	5.0	5.9	
	TIM6	1.0	0.6	0.9	
	TIM7	1.0	0.6	0.6	
	USART2 independent clock domain	4.1	3.6	3.8	
	USART2 clock domain	1.3	0.9	1.1	
	USART3 independent clock domain	4.3	3.5	4.2	
	USART3 clock domain	1.5	1.1	1.3	
	WWDG	0.5	0.5	0.5	
	All APB1 on	45.4	35	47.8	
APB2	AHB to APB2 <sup>(4)</sup>	1.0	0.9	0.9	



Table 40. Peripheral current consumption (continued)

	Peripheral	Range 1	Range 2	Low-power run and sleep	Unit
	FW	0.2	0.2	0.2	
	SAI1 independent clock domain	2.3	1.8	1.9	
	SAI1 clock domain	2.1	1.8	2.0	
	SDMMC1 independent clock domain	4.7	3.9	3.9	
	SDMMC1 clock domain	2.5	1.9	1.9	
	SPI1	1.8	1.6	1.7	
APB2	SYSCFG/VREFBUF/COMP	0.6	0.5	0.6	
	TIM1	8.1	6.5	7.6	µA/MHz
	TIM15	3.7	3.0	3.4	
	TIM16	2.7	2.1	2.6	
	USART1 independent clock domain	4.8	4.2	4.6	
	USART1 clock domain	1.5	1.3	1.7	
	All APB2 on	24.2	19.9	22.6	
	ALL	94.8	76.5	94.0	

<sup>1.</sup> The BusMatrix is automatically active when at least one master is ON (CPU, DMA).

# 6.3.6 Wakeup time from low-power modes and voltage scaling transition times

The wakeup times given in *Table 41* are the latency between the event and the execution of the first user instruction.

The device goes in low-power mode after the WFE (Wait For Event) instruction.

Table 41. Low-power mode wakeup timings<sup>(1)</sup>

Symbol	Parameter	Conditions		Max	Unit
t <sub>WUSLEEP</sub>	Wakeup time from Sleep mode to Run mode	-	6	6	Nb of
t <sub>WULPSLEEP</sub>	Wakeup time from Low- power sleep mode to Low- power run mode	Wakeup in Flash with Flash in power-down during low-power sleep mode (SLEEP_PD=1 in FLASH_ACR) and with clock MSI = 2 MHz	6	8.3	CPU cycles

110/207 DocID028800 Rev 2



<sup>2.</sup> The GPIOx (x= A...H) dynamic current consumption is approximately divided by a factor two versus this table values when the GPIO port is locked thanks to LCKK and LCKy bits in the GPIOx\_LCKR register. In order to save the full GPIOx current consumption, the GPIOx clock should be disabled in the RCC when all port I/Os are used in alternate function or analog mode (clock is only required to read or write into GPIO registers, and is not used in AF or analog modes).

<sup>3.</sup> The AHB to APB1 Bridge is automatically active when at least one peripheral is ON on the APB1.

<sup>4.</sup> The AHB to APB2 Bridge is automatically active when at least one peripheral is ON on the APB2.

Table 41. Low-power mode wakeup timings<sup>(1)</sup> (continued)

Symbol	Parameter		Conditions	Тур	Max	Unit
		Range 1	Wakeup clock MSI = 48 MHz	3.8	5.7	
	Wake up time from Stop 0	Range	Wakeup clock HSI16 = 16 MHz	4.1	6.9	
	mode to Run mode in		Wakeup clock MSI = 24 MHz	4.07	6.2	
	Flash	Range 2	Wakeup clock HSI16 = 16 MHz	4.1	6.8	
			Wakeup clock MSI = 4 MHz	8.45	11.8	0
twustop0		Range 1	Wakeup clock MSI = 48 MHz	1.5	2.9	μs
	Wake up time from Stop 0	Range	Wakeup clock HSI16 = 16 MHz	2.4	2.76	
	mode to Run mode in		Wakeup clock MSI = 24 MHz	2.4	3.48	
	SRAM1	Range 2	Wakeup clock HSI16 = 16 MHz	2.4	2.76	
			Wakeup clock MSI = 4 MHz	8.16	10.94	
	Wake up time from Stop 1 mode to Run in Flash	Dongo 1	Wakeup clock MSI = 48 MHz	6.34	7.86	
		Range 1	Wakeup clock HSI16 = 16 MHz	6.84	8.23	
			Wakeup clock MSI = 24 MHz	6.74	8.1	
		Range 2	Wakeup clock HSI16 = 16 MHz	6.89	8.21	
			Wakeup clock MSI = 4 MHz	10.47 12	12.1	
		Range 1	Wakeup clock MSI = 48 MHz	4.7	5.97	
	Wake up time from Stop 1	Kange	Wakeup clock HSI16 = 16 MHz	10.47 12.1 4.7 5.97 5.9 6.92		
t <sub>WUSTOP1</sub>	mode to Run mode in		Wakeup clock MSI = 24 MHz	5.4	6.51	μs
	SRAM1	Range 2	Wakeup clock HSI16 = 16 MHz	5.9	6.92	
			Wakeup clock MSI = 4 MHz	11.1	12.2	
		Regulator in low-power	Makaun clock MSI = 2 MU-	16.4	17.73	
	Wake up time from Stop 1 mode to Low-power run mode in SRAM1	mode (LPR=1 in PWR_CR1)	Wakeup clock MSI = 2 MHz	17.3	18.82	

Table 41. Low-power mode wakeup timings<sup>(1)</sup> (continued)

Symbol	Parameter		Conditions	Тур	Max	Unit
		Wakeup clock MSI =		8.02	9.24	
	Wake up time from Stop 2	Range 1	Wakeup clock HSI16 = 16 MHz	7.66	8.95	
	mode to Run mode in Flash		Wakeup clock MSI = 24 MHz	8.5	9.54	
		Range 2	Wakeup clock HSI16 = 16 MHz	7.75		
<sup>t</sup> wustop2			Wakeup clock MSI = 4 MHz	12.06	13.16	
	Wake up time from Stop 2 mode to Run mode in SRAM1 Range 2	Dance 4	Wakeup clock MSI = 48 MHz	5.45	6.79	μs
		Range	Wakeup clock HSI16 = 16 MHz	6.9	7.98	
			Wakeup clock MSI = 24 MHz	6.3	7.36	
		Range 2	Wakeup clock HSI16 = 16 MHz	6.9	7.9	
			Wakeup clock MSI = 4 MHz	13.1	13.31	
	Wakeup time from Standby	Dance 4	Wakeup clock MSI = 8 MHz	12.2	18.35	
twustby	mode to Run mode	Range 1	Wakeup clock MSI = 4 MHz		25.8	μs
t <sub>WUSTBY</sub>	Wakeup time from Standby	Dance 4	Wakeup clock MSI = 8 MHz	12.1	18.3	
SRAM2	with SRAM2 to Run mode	Range 1	Wakeup clock MSI = 4 MHz	19.2	25.87	μs
twushdn	Wakeup time from Shutdown mode to Run mode	Range 1	Wakeup clock MSI = 4 MHz	261.5	315.7	μs

<sup>1.</sup> Guaranteed by characterization results.

Table 42. Regulator modes transition times<sup>(1)</sup>

Symbol	Parameter	Conditions	Тур	Max	Unit
t <sub>WULPRUN</sub>	Wakeup time from Low-power run mode to Run mode <sup>(2)</sup>	Code run with MSI 2 MHz	5	7	
t <sub>VOST</sub>	Regulator transition time from Range 2 to Range 1 or Range 1 to Range 2 <sup>(3)</sup>	Code run with MSI 24 MHz	20	40	μs

<sup>1.</sup> Guaranteed by characterization results.

- 2. Time until REGLPF flag is cleared in PWR\_SR2.
- 3. Time until VOSF flag is cleared in PWR\_SR2.

Table 43. Wakeup time using USART/LPUART<sup>(1)</sup>

Symbol	Parameter	Conditions	Тур	Max	Unit
	Wakeup time needed to calculate the	Stop mode 0	-	1.7	
t <sub>WUUSART</sub> t <sub>WULPUART</sub>	maximum USART/LPUART baudrate allowing to wakeup up from stop mode when USART/LPUART clock source is HSI	Stop mode 1/2	1	8.5	μs

<sup>1.</sup> Guaranteed by design.



#### 6.3.7 **External clock source characteristics**

## High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in Section 6.3.14. However, the recommended clock input waveform is shown in Figure 20: High-speed external clock source AC timing diagram.

Table 44. High-speed external user clock characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSE_ext</sub> Use	User external clock source frequency	Voltage scaling Range 1	-	8	48	MHz
	Oser external clock source frequency	Voltage scaling Range 2	-	8	26	IVII IZ
$V_{HSEH}$	OSC_IN input pin high level voltage	-	0.7 V <sub>DDIOx</sub>	-	$V_{DDIOx}$	V
$V_{HSEL}$	OSC_IN input pin low level voltage	-	V <sub>SS</sub>	-	0.3 V <sub>DDIOx</sub>	
t	OSC IN high or low time	Voltage scaling Range 1	7	-	-	no
	OSC_IN high or low time	Voltage scaling Range 2	18	-	-	ns

<sup>1.</sup> Guaranteed by design.

tw(HSEH)  $V_{\mathsf{HSEH}}$ 90% 10% VHSEL  $t_r(HSE)$ <sup>t</sup>f(HSE) tw(HSEL) THSE MS19214V2

Figure 20. High-speed external clock source AC timing diagram

### Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.


The external clock signal has to respect the I/O characteristics in *Section 6.3.14*. However, the recommended clock input waveform is shown in *Figure 21*.

Table 45. Low-speed external user clock characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LSE_ext</sub>	User external clock source frequency	-	-	32.768	1000	kHz
$V_{LSEH}$	OSC32_IN input pin high level voltage	-	0.7 V <sub>DDIOx</sub>	-	$V_{DDIOx}$	V
V <sub>LSEL</sub>	OSC32_IN input pin low level voltage	-	$V_{SS}$	-	0.3 V <sub>DDIOx</sub>	
$t_{w(LSEH)}$ $t_{w(LSEL)}$	OSC32_IN high or low time	-	250	-	-	ns

<sup>1.</sup> Guaranteed by design.





#### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 48 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 46*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions <sup>(2)</sup>	Min	Тур	Max	Unit
f <sub>OSC_IN</sub>	Oscillator frequency	-	4	8	48	MHz
R <sub>F</sub>	Feedback resistor	-	-	200	-	kΩ
		During startup <sup>(3)</sup>	-	-	5.5	
		$V_{DD}$ = 3 V, Rm = 30 $\Omega$ , CL = 10 pF@8 MHz	-	0.44	-	
		$V_{DD} = 3 V,$ $Rm = 45 \Omega,$ $CL = 10 pF@8 MHz$ - 0.45	0.45	-		
I <sub>DD(HSE)</sub>	HSE current consumption	$V_{DD} = 3 \text{ V},$ $Rm = 30 \Omega,$ CL = 5  pF@48 MHz	-	0.68	-	mA
		$V_{DD} = 3 V,$ $Rm = 30 \Omega,$ CL = 10 pF@48 MHz	-	0.94	-	
		$V_{DD} = 3 \text{ V},$ $Rm = 30 \Omega,$ CL = 20  pF@48 MHz	-	1.77	-	
G <sub>m</sub>	Maximum critical crystal transconductance	Startup	-	-	1.5	mA/V
t <sub>SU(HSE)</sub> <sup>(4)</sup>	Startup time	V <sub>DD</sub> is stabilized	-	2	-	ms

Table 46. HSE oscillator characteristics(1)

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 22*).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .



<sup>1.</sup> Guaranteed by design.

<sup>2.</sup> Resonator characteristics given by the crystal/ceramic resonator manufacturer.

<sup>3.</sup> This consumption level occurs during the first 2/3 of the  $t_{SU(HSE)}$  startup time

<sup>4.</sup> t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 22. Typical application with an 8 MHz crystal

1.  $R_{\text{EXT}}$  value depends on the crystal characteristics.

## Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 47*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions <sup>(2)</sup>	Min	Тур	Max	Unit
		LSEDRV[1:0] = 00 Low drive capability	-	250	-	
	LSE ourrent consumption	LSEDRV[1:0] = 01 Medium low drive capability	-	315	-	20
I <sub>DD(LSE)</sub>	LSE current consumption	LSEDRV[1:0] = 10 Medium high drive capability	-	500	-	nA
		LSEDRV[1:0] = 11 High drive capability	-	630	-	
		LSEDRV[1:0] = 00 Low drive capability	-	-	0.5	
Gm	Maximum critical crystal	LSEDRV[1:0] = 01 Medium low drive capability	-	-	0.75	μΑ/V
Gm <sub>critmax</sub>	gm	LSEDRV[1:0] = 10 Medium high drive capability	-	-	1.7	μΑνν
		LSEDRV[1:0] = 11 High drive capability	-	-	2.7	
t <sub>SU(LSE)</sub> <sup>(3)</sup>	Startup time	V <sub>DD</sub> is stabilized	-	2	-	s

Table 47. LSE oscillator characteristics ( $f_{LSE} = 32.768 \text{ kHz}$ )<sup>(1)</sup>

57

116/207 DocID028800 Rev 2

- 1. Guaranteed by design.
- Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".
- $t_{SU(LSE)}$  is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

Resonator with integrated capacitors  $C_{\text{L1}}$ OSC32\_IN Drive 32.768 kHz programmable resonator amplifier OSC32\_OUT  $C_{L2}$ 

Figure 23. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32\_IN and OSC32\_OUT and it is forbidden to add one.

## 6.3.8 Internal clock source characteristics

The parameters given in *Table 48* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 22: General operating conditions*. The provided curves are characterization results, not tested in production.

## High-speed internal (HSI16) RC oscillator

Table 48. HSI16 oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI16</sub>	HSI16 Frequency	V <sub>DD</sub> =3.0 V, T <sub>A</sub> =30 °C	15.88	-	16.08	MHz
TRIM	HSI16 user trimming step	Trimming code is not a multiple of 64	0.2	0.3	0.4	%
TAIW		Trimming code is a multiple of 64	-4	-6	-8	76
DuCy(HSI16) <sup>(2)</sup>	Duty Cycle	-	45	-	55	%
A (USI46)	HSI16 oscillator frequency	T <sub>A</sub> = 0 to 85 °C	-1	-	1	%
$\Delta_{Temp}(HSI16)$	drift over temperature	T <sub>A</sub> = -40 to 125 °C	-2	-	1.5	%
Δ <sub>VDD</sub> (HSI16)	HSI16 oscillator frequency drift over V <sub>DD</sub>	V <sub>DD</sub> =1.62 V to 3.6 V	-0.1	-	0.05	%
t <sub>su</sub> (HSI16) <sup>(2)</sup>	HSI16 oscillator start-up time	-	-	0.8	1.2	μs
t <sub>stab</sub> (HSI16) <sup>(2)</sup>	HSI16 oscillator stabilization time	-	-	3	5	μs
I <sub>DD</sub> (HSI16) <sup>(2)</sup>	HSI16 oscillator power consumption	-	-	155	190	μΑ

<sup>1.</sup> Guaranteed by characterization results.

<sup>2.</sup> Guaranteed by design.




Figure 24. HSI16 frequency versus temperature

## Multi-speed internal (MSI) RC oscillator

Table 49. MSI oscillator characteristics<sup>(1)</sup>

Symbol	Parameter		Conditions		Тур	Max	Unit
			Range 0	98.7	100	101.3	
			Range 1	197.4	200	202.6	l/U⇒
			Range 2	394.8	400	405.2	KIIZ
			Range 3	789.6	800	810.4	
			Range 4	0.987	1	1.013	
		MSI mode	Range 5	1.974	2	2.026	
		MSI mode	Range 6	3.948	4	4.052	
			Range 7	7.896	8	8.104	NALI-
			Range 8	15.79	16	16.21	IVITIZ
á			Range 9	23.69	24	24.31	
	MSI frequency		Range 10	31.58	32	32.42	
	after factory calibration, done		Range 11	47.38	48	48.62	
f <sub>MSI</sub>	at V <sub>DD</sub> =3 V and		Range 0	-	98.304	-	
	T <sub>A</sub> =30 °C		Range 1	-	196.608	-	     
			Range 2	-	393.216	-	KIIZ
			Range 3	-	786.432	-	
			Range 4	-	1.016	-	
		PLL mode XTAL=	Range 5	-	1.999	-	
		32.768 kHz	Range 6	-	3.998	-	
			Range 7	-	7.995	-	NALI-
			Range 8	-	15.991	-	IVITIZ
			Range 9	-	23.986	-	
			Range 10	-	32.014	-	
			Range 11	-	48.005	-	kHz MHz kHz
(1401)(2)	MSI oscillator		T <sub>A</sub> = -0 to 85 °C	-3.5	-	3	0/
$\Delta_{TEMP}(MSI)^{(2)}$	frequency drift over temperature	MSI mode	T <sub>A</sub> = -40 to 125 °C	-8	-	6	%

120/207 DocID028800 Rev 2

Table 49. MSI oscillator characteristics<sup>(1)</sup> (continued)


Symbol	Parameter		Conditions	-	Min	Тур	Max	Unit
			Range 0 to 3	V <sub>DD</sub> =1.62 V to 3.6 V	-1.2	-	0.5	
			Range 0 to 3	V <sub>DD</sub> =2.4 V to 3.6 V	-0.5	-	0.5	% % ps ps
$\Delta_{VDD}(MSI)^{(2)}$	MSI oscillator frequency drift	MSI mode	Range 4 to 7	V <sub>DD</sub> =1.62 V to 3.6 V	-2.5	-	0.7	0/
	over V <sub>DD</sub> (reference is 3 V)	WSI Mode	Range 4 to 7	V <sub>DD</sub> =2.4 V to 3.6 V	-0.8	-	0.7	70
			Range 8 to 11	V <sub>DD</sub> =1.62 V to 3.6 V	-5	-	1	
			Range o to 11	V <sub>DD</sub> =2.4 V to 3.6 V	-1.6	-	]	
ΔF <sub>SAMPLING</sub>	Frequency		$T_A = -40 \text{ to } 85^\circ$	°C	-	1	2	
$\Delta F_{SAMPLING} \ (MSI)^{(2)(4)}$	variation in sampling mode <sup>(3)</sup>	MSI mode	T <sub>A</sub> = -40 to 125	s °C	-	2	4	%
CC jitter(MSI) <sup>(4)</sup>	RMS cycle-to- cycle jitter	PLL mode R	lange 11	-	-	60	-	ps
P jitter(MSI) <sup>(4)</sup>	RMS Period jitter	PLL mode R	tange 11	-	-	50	-	ps
		Range 0		-	-	10	20	
		Range 1		-	-	5	10	
t (MACI)(4)	MSI oscillator	Range 2		-	-	4	8	l
t <sub>SU</sub> (MSI) <sup>(4)</sup>	start-up time	Range 3		-	-	3	7	us
		Range 4 to 7	7	-	-	3	6	
		Range 8 to 1	11	-	-	2.5	6	
			10 % of final frequency	-	-	0.25	0.5	
t <sub>STAB</sub> (MSI) <sup>(4)</sup>	MSI oscillator stabilization time	PLL mode Range 11	5 % of final frequency	-	-	0.5	1.25	ms
			1 % of final frequency	-	-	-	2.5	

Table 49. MSI oscillator characteristics<sup>(1)</sup> (continued)

Symbol	Parameter		Conditions		Min	Тур	Max	Unit
			Range 0	-	-	0.6	1	
			Range 1	-	-	0.8	1.2	
			Range 2	-	-	1.2	1.7	
			Range 3	-	-	1.9	2.5	
			Range 4	-	-	4.7	6	- μΑ
(MCI)(4)	MSI oscillator	MSI and	Range 5	-	-	6.5	9	
I <sub>DD</sub> (MSI) <sup>(4)</sup>	power consumption	PLL mode	Range 6	-	-	11	15	
			Range 7	-	-	18.5	25	
			Range 8	-	-	62	80	
			Range 9	-	-	85	110	
			Range 10	-	-	110	130	
			Range 11	-	-	155	190	

- 1. Guaranteed by characterization results.
- 2. This is a deviation for an individual part once the initial frequency has been measured.
- 3. Sampling mode means Low-power run/Low-power sleep modes with Temperature sensor disable.
- 4. Guaranteed by design.

Figure 25. Typical current consumption versus MSI frequency



57

## High-speed internal 48 MHz (HSI48) RC oscillator

Table 50. HSI48 oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI48</sub>	HSI48 Frequency	V <sub>DD</sub> =3.0V, T <sub>A</sub> =30°C	-	48	-	MHz
TRIM	HSI48 user trimming step	-	-	0.11 <sup>(2)</sup>	0.18 <sup>(2)</sup>	%
USER TRIM COVERAGE	HSI48 user trimming coverage	±32 steps	±3 <sup>(3)</sup>	±3.5 <sup>(3)</sup>	-	%
DuCy(HSI48)	Duty Cycle	-	45 <sup>(2)</sup>	-	55 <sup>(2)</sup>	%
ACC <sub>HSI48_REL</sub>	Accuracy of the HSI48 oscillator	V <sub>DD</sub> = 3.0 V to 3.6 V, T <sub>A</sub> = -15 to 85 °C	-	-	±3 <sup>(3)</sup>	%
	over temperature (factory calibrated)	V <sub>DD</sub> = 1.65 V to 3.6 V, T <sub>A</sub> = -40 to 125 °C	-	-	±4.5 <sup>(3)</sup>	70
D (HCI40)	HSI48 oscillator frequency drift	V <sub>DD</sub> = 3 V to 3.6 V	-	0.025 <sup>(3)</sup>	0.05 <sup>(3)</sup>	%
D <sub>VDD</sub> (HSI48)	with V <sub>DD</sub>	V <sub>DD</sub> = 1.65 V to 3.6 V	-	0.05 <sup>(3)</sup>	0.1 <sup>(3)</sup>	70
t <sub>su</sub> (HSI48)	HSI48 oscillator start-up time	-	-	2.5 <sup>(2)</sup>	6 <sup>(2)</sup>	μs
I <sub>DD</sub> (HSI48)	HSI48 oscillator power consumption	-	-	340 <sup>(2)</sup>	380 <sup>(2)</sup>	μA
N <sub>T</sub> jitter	Next transition jitter Accumulated jitter on 28 cycles <sup>(4)</sup>	-	-	+/-0.15 <sup>(2)</sup>	-	ns
P <sub>T</sub> jitter	Paired transition jitter Accumulated jitter on 56 cycles <sup>(4)</sup>	-	-	+/-0.25 <sup>(2)</sup>	-	ns

<sup>1.</sup>  $V_{DD} = 3 \text{ V}$ ,  $T_A = -40 \text{ to } 125^{\circ}\text{C}$  unless otherwise specified.

<sup>2.</sup> Guaranteed by design.

<sup>3.</sup> Guaranteed by characterization results.

<sup>4.</sup> Jitter measurement are performed without clock source activated in parallel.




Figure 26. HSI48 frequency versus temperature

Low-speed internal (LSI) RC oscillator

Table 51. LSI oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LSI</sub>	LSI Frequency	V <sub>DD</sub> = 3.0 V, T <sub>A</sub> = 30 °C	31.04	-	32.96	kHz μs μs
	LSI Frequency	$V_{DD}$ = 1.62 to 3.6 V, $T_A$ = -40 to 125 °C	29.5	-	34	KI IZ
t <sub>SU</sub> (LSI) <sup>(2)</sup>	LSI oscillator start- up time	-	-	80	130	μs
t <sub>STAB</sub> (LSI) <sup>(2)</sup>	LSI oscillator stabilization time	5% of final frequency	-	125	180	μs
I <sub>DD</sub> (LSI) <sup>(2)</sup>	LSI oscillator power consumption	-	-	110	180	nA

<sup>1.</sup> Guaranteed by characterization results.

## 6.3.9 PLL characteristics

The parameters given in *Table 52* are derived from tests performed under temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 22: General operating conditions*.

Table 52. PLL, PLLSAI1 characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	PLL input clock <sup>(2)</sup>	-	4	ı	16	MHz
<sup>T</sup> PLL_IN	PLL input clock duty cycle	-	45	-	55	%





<sup>2.</sup> Guaranteed by design.

Table 52. PLL, PLLSAI1 characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	DLL multiplior output clock D	Voltage scaling Range 1	3.0968	-	80	MHz
f <sub>PLL_P_OUT</sub>	PLL multiplier output clock P	Voltage scaling Range 2	3.0968	-	26	IVIITZ
f	DLL multiplior output clock O	Voltage scaling Range 1	12	-	80	MHz
† <sub>PLL_Q_OUT</sub>	PLL multiplier output clock Q	Voltage scaling Range 2	12	-	26	IVIITZ
f <sub>PLL_R_OUT</sub>	PLL multiplier output clock R	Voltage scaling Range 1	12	-	80	MHz
	FEE multiplier output clock K	Voltage scaling Range 2	12	-	26	IVIIIZ
f	PLL VCO output	Voltage scaling Range 1	96	-	344 MHz	MUZ
f <sub>VCO_OUT</sub>	PLL VCO output	Voltage scaling Range 2	96	-	128	IVII IZ
t <sub>LOCK</sub>	PLL lock time	-	-	15	40	μs
Jitter	RMS cycle-to-cycle jitter	System clock 90 MHz	-	40	-	±00
Jillei	RMS period jitter	System clock 80 MHz	-	30	-	±ps
		VCO freq = 96 MHz VCO freq = 192 MHz	-	200	260	μΑ
I <sub>DD</sub> (PLL)	PLL power consumption on V <sub>DD</sub> <sup>(1)</sup>		-	300	380	
	טט	VCO freq = 344 MHz	-	520	650	

<sup>1.</sup> Guaranteed by design.

<sup>2.</sup> Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between the 2 PLLs.

## 6.3.10 Flash memory characteristics

Table 53. Flash memory characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Тур	Max	Unit	
t <sub>prog</sub>	64-bit programming time	-	81.69	90.76	μs	
	one row (32 double	normal programming	2.61	2.90		
<sup>I</sup> prog_row	word) programming time	fast programming	1.91	2.12		
+	one page (2 Kbyte)	normal programming	20.91	23.24	ms	
<sup>I</sup> prog_page	programming time	fast programming	15.29	16.98		
t <sub>ERASE</sub>	Page (2 KB) erase time	-	22.02	24.47		
+	one bank (512 Kbyte)	normal programming	5.35	5.95	s	
<sup>T</sup> prog_bank	programming time	fast programming	3.91	4.35	3	
t <sub>ME</sub>	Mass erase time (one or two banks)	-	22.13	24.59	ms	
	Average consumption	Write mode	3.4	-		
	from V <sub>DD</sub>	Erase mode	3.4	-	mA	
I <sub>DD</sub>	Maximum ourrant (noak)	Write mode	7 (for 2 μs)	-	IIIA	
	Maximum current (peak)	Erase mode	7 (for 41 μs)	-		

<sup>1.</sup> Guaranteed by design.

Table 54. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Unit	
N <sub>END</sub>	Endurance	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	10	kcycles	
		1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 85 °C	30		
	Data retention	1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 105 °C	15		
		1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 125 °C	7	Years	
t <sub>RET</sub>		10 kcycles <sup>(2)</sup> at T <sub>A</sub> = 55 °C	30		
		10 kcycles <sup>(2)</sup> at T <sub>A</sub> = 85 °C	15		
		10 kcycles <sup>(2)</sup> at T <sub>A</sub> = 105 °C	10		

<sup>1.</sup> Guaranteed by characterization results.

126/207 DocID028800 Rev 2

<sup>2.</sup> Cycling performed over the whole temperature range.

#### 6.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

#### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 55*. They are based on the EMS levels and classes defined in application note AN1709.

Level/ **Symbol Parameter Conditions** Class  $V_{DD} = 3.3 \text{ V}, T_A = +25 ^{\circ}\text{C},$ Voltage limits to be applied on any I/O pin  $f_{HCLK} = 80 \text{ MHz}.$ 3B  $V_{FESD}$ to induce a functional disturbance conforming to IEC 61000-4-2 Fast transient voltage burst limits to be  $V_{DD} = 3.3 \text{ V}, T_A = +25 ^{\circ}\text{C},$  $f_{HCLK} = 80 MHz$ , applied through 100 pF on V<sub>DD</sub> and V<sub>SS</sub> 5A  $V_{EFTB}$ pins to induce a functional disturbance conforming to IEC 61000-4-4

**Table 55. EMS characteristics** 

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)



#### **Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

#### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f <sub>HSE</sub> /f <sub>HCLK</sub> ]	Unit	
			moquomoy buma	8 MHz/ 80 MHz	Unit	
			0.1 MHz to 30 MHz	-8	- dBμV	
		$V_{DD} = 3.6 \text{ V}, T_A = 25 ^{\circ}\text{C},$	30 MHz to 130 MHz	2		
S <sub>EMI</sub>	Peak level	LQFP100 package compliant with IEC	130 MHz to 1 GHz	5	ивμν	
		61967-2	1 GHz to 2 GHz	8		
			EMI Level	2.5	-	

Table 56. EMI characteristics

#### 6.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit				
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> = +25 °C, conforming to ANSI/ESDA/JEDEC JS-001	2	2000	V				
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C, conforming to ANSI/ESD STM5.3.1	C3	250	V				

Table 57. ESD absolute maximum ratings



<sup>1.</sup> Guaranteed by characterization results.

#### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 58. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T <sub>A</sub> = +105 °C conforming to JESD78A	П

#### 6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DDIOx}$  (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

#### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5  $\mu$ A/+0  $\mu$ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in *Table 59*.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

Table 59. I/O current injection susceptibility<sup>(1)</sup>

Symbol	Description	Functional susceptibility		Unit
	Description	Negative injection	Positive injection	o iii
	Injected current on all pins except PA4, PA5, PE8, PE9, PE10, PE11, PE12	-5	N/A <sup>(2)</sup>	
I <sub>INJ</sub>	Injected current on PE8, PE9, PE10, PE11, PE12	-0	N/A <sup>(2)</sup>	mA
	Injected current on PA4, PA5 pins	-5	0	

- 1. Guaranteed by characterization results.
- 2. Injection is not possible.




## 6.3.14 I/O port characteristics

## General input/output characteristics

Unless otherwise specified, the parameters given in *Table 60* are derived from tests performed under the conditions summarized in *Table 22: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant.

Table 60. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
	I/O input low level voltage	1.62 V <v<sub>DDIOx&lt;3.6 V</v<sub>	-	-	0.3xV <sub>DDIOx</sub> (2)	
V <sub>IL</sub> <sup>(1)</sup>	I/O input low level voltage	1.62 V <v<sub>DDIOx&lt;3.6 V</v<sub>	-	-	0.39xV <sub>DDIOx</sub> -0.06 <sup>(3)</sup>	V
	I/O input low level voltage	1.08 V <v<sub>DDIOx&lt;1.62 V</v<sub>	-	-	0.43xV <sub>DDIOx</sub> -0.1 <sup>(3)</sup>	
	I/O input high level voltage	1.62 V <v<sub>DDIOx&lt;3.6 V</v<sub>	0.7xV <sub>DDIOx</sub> <sup>(2)</sup>	-	-	
V <sub>IH</sub> <sup>(1)</sup>	I/O input high level voltage	1.62 V <v<sub>DDIOx&lt;3.6 V</v<sub>	0.49xV <sub>DDIOX</sub> +0.26 <sup>(3)</sup>	ı	-	V
	I/O input high level voltage	1.08 V <v<sub>DDIOx&lt;1.62 V</v<sub>	0.61xV <sub>DDIOX</sub> +0.05 <sup>(3)</sup>	-	-	
V <sub>hys</sub> <sup>(3)</sup>	TT_xx, FT_xxx and NRST I/O input hysteresis	1.62 V <v<sub>DDIOx&lt;3.6 V</v<sub>	-	200	-	mV
	FT_sx	1.08 V <v<sub>DDIOx&lt;1.62 V</v<sub>		150	150 -	
		$V_{IN} \le Max(V_{DDXXX})^{(6)(7)}$	-	ı	±100	
	FT_xx input leakage current <sup>(3)(5)</sup>	$\begin{aligned} &Max(V_{DDXXX}) \leq V_{IN} \leq \\ &Max(V_{DDXXX}) + 1 \; V^{(6)(7)} \end{aligned}$	-	-	650	
		Max( $V_{DDXXX}$ )+1 V < VIN ≤ 5.5 $V^{(6)(7)}$	-	-	200	
I <sub>lkg</sub> <sup>(4)</sup>		$V_{IN} \le Max(V_{DDXXX})^{(6)(7)}$	-	-	±150	nA
	PC3 I/O	$\begin{aligned} &Max(V_{DDXXX}) \leq V_{IN} \leq \\ &Max(V_{DDXXX}) + 1 \ V^{(6)(7)} \end{aligned}$	-	ı	2500 <sup>(3)</sup>	
		$Max(V_{DDXXX})+1 V < VIN \le 5.5 V^{(6)(7)}$	-	-	250	
	TT vy input lookage	$V_{IN} \le Max(V_{DDXXX})^{(6)}$	-	-	±150	
	TT_xx input leakage current	$Max(V_{DDXXX}) \le V_{IN} < 3.6 V^{(6)}$	-	-	2000 <sup>(3)</sup>	
R <sub>PU</sub>	Weak pull-up equivalent resistor (8)	V <sub>IN</sub> = V <sub>SS</sub>	25	40	55	kΩ



Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
R <sub>PD</sub>	Weak pull-down equivalent resistor <sup>(8)</sup>	$V_{IN} = V_{DDIOx}$	25	40	55	kΩ		
C <sub>IO</sub>	I/O pin capacitance	-	-	5	-	pF		

Table 60. I/O static characteristics (continued)

- 1. Refer to Figure 27: I/O input characteristics.
- 2. Tested in production.
- 3. Guaranteed by design.
- This value represents the pad leakage of the IO itself. The total product pad leakage is provided by this formula: I<sub>Total\_lleak\_max</sub> = 10 μA + [number of IOs where V<sub>IN</sub> is applied on the pad] x I<sub>Ikg</sub>(Max).
- 5. All FT\_xx GPIOs except PC3.
- 6. Max(V<sub>DDXXX</sub>) is the maximum value of all the I/O supplies. Refer to Table: Legend/Abbreviations used in the pinout table.
- 7. To sustain a voltage higher than MIN(VDD, VDDA) +0.3 V, the internal Pull-up and Pull-Down resistors must be disabled.
- 8. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 27* for standard I/Os, and in *Figure 27* for 5 V tolerant I/Os.




Figure 27. I/O input characteristics

#### **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to  $\pm 8$  mA, and sink or source up to  $\pm 20$  mA (with a relaxed  $V_{OI}/V_{OH}$ ).



In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2:

- The sum of the currents sourced by all the I/Os on V<sub>DDIOX</sub>, plus the maximum consumption of the MCU sourced on V<sub>DD</sub>, cannot exceed the absolute maximum rating ΣI<sub>VDD</sub> (see *Table 19: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V<sub>SS</sub>, plus the maximum consumption of the MCU sunk on V<sub>SS</sub>, cannot exceed the absolute maximum rating ΣI<sub>VSS</sub> (see Table 19: Voltage characteristics).

#### **Output voltage levels**

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 22: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT OR TT unless otherwise specified).

Table 61. Output voltage characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OL</sub>	Output low level voltage for an I/O pin	CMOS port <sup>(2)</sup>	-	0.4	
V <sub>OH</sub>	Output high level voltage for an I/O pin	I <sub>IO</sub>   = 8 mA V <sub>DDIOx</sub> ≥ 2.7 V	V <sub>DDIOx</sub> -0.4	-	
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage for an I/O pin	TTL port <sup>(2)</sup>	-	0.4	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	I <sub>IO</sub>   = 8 mA  V <sub>DDIOx</sub> ≥ 2.7 V	2.4	-	
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub>   = 20 mA	-	1.3	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	V <sub>DDIOx</sub> ≥ 2.7 V	V <sub>DDIOx</sub> -1.3	-	
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub>   = 4 mA	-	0.45	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	V <sub>DDIOx</sub> ≥ 1.62 V	V <sub>DDIOx</sub> -0.45	-	V
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub>   = 2 mA	-	0.35 <sub>x</sub> V <sub>DDIOx</sub>	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	1.62 V ≥ V <sub>DDIOx</sub> ≥ 1.08 V	0.65 <sub>x</sub> V <sub>DDIOx</sub>	-	
		$ I_{IO}  = 20 \text{ mA}$ $V_{DDIOx} \ge 2.7 \text{ V}$	-	0.4	
V <sub>OLFM+</sub>	Output low level voltage for an FT I/O pin in FM+ mode (FT I/O with "f" option)	I <sub>IO</sub>   = 10 mA V <sub>DDIOx</sub> ≥ 1.62 V	-	0.4	
	•	I <sub>IO</sub>   = 2 mA 1.62 V ≥ V <sub>DDIOx</sub> ≥ 1.08 V	-	0.4	

The I<sub>IO</sub> current sourced or sunk by the device must always respect the absolute maximum rating specified in *Table 19:* Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI<sub>IO</sub>.

#### Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 28* and *Table 62*, respectively.

132/207 DocID028800 Rev 2



<sup>2.</sup> TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

<sup>3.</sup> Guaranteed by design.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 22: General operating conditions*.

Table 62. I/O AC characteristics<sup>(1)(2)</sup>

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
			C=50 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	5	
			C=50 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	1	
	Fmax	Maximum fraguancy	C=50 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	0.1	MHz
	Fillax	Maximum frequency	C=10 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	10	IVIIIZ
			C=10 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	1.5	
00			C=10 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	0.1	
00	00		C=50 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	25	
		r/Tf Output rise and fall time	C=50 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	52	
	Tr/Tf		C=50 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	140	ne
	11711		C=10 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	17	ns
			C=10 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	37	
			C=10 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	110	
		Maximum for an analy	C=50 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	25	MHz
			C=50 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	10	
	Fmax		C=50 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	1	
	Tillax	Maximum frequency	C=10 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	50	IVII IZ
			C=10 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	15	
01			C=10 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	1	
01			C=50 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	9	
			C=50 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	16	
	Tr/Tf	Output rise and fall time	C=50 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	40	ns ns
	11/11	Output rise and fail time	C=10 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	4.5	
			C=10 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	9	
			C=10 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	21	

Table 62. I/O AC characteristics<sup>(1)(2)</sup> (continued)

Speed	Symbol	Parameter	Conditions	Min	Max	Unit		
			C=50 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	50			
			C=50 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	25			
		Fmax   Maximum frequency  -	C=50 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	5			
	Fmax		C=10 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	100 <sup>(3)</sup>	MHz		
			C=10 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	37.5			
40			C=10 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	5			
10			C=50 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	5.8			
			C=50 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	11			
	T-/Tf	Output rice and fall time	C=50 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	28	ns		
	Tr/Tf	Output rise and fall time	C=10 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	2.5			
			C=10 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	5			
			C=10 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	12			
			C=30 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	120 <sup>(3)</sup>			
			C=30 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	50			
		Marian market	C=30 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	10			
	Fmax	Maximum frequency	C=10 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	180 <sup>(3)</sup>	MHz		
11			C=10 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	75			
			C=10 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	10			
			C=30 pF, 2.7 V≤V <sub>DDIOx</sub> ≤3.6 V	-	3.3			
	Tr/Tf	Output rise and fall time	C=30 pF, 1.62 V≤V <sub>DDIOx</sub> ≤2.7 V	-	6	ns		
			C=30 pF, 1.08 V≤V <sub>DDIOx</sub> ≤1.62 V	-	16			
	Fmax	Maximum frequency	C-50 = 5 4 C \ / 2 / 2 / 2 C \ /	-	1	MHz		
Fm+	Tf	Output fall time <sup>(4)</sup>	- C=50 pF, 1.6 V≤V <sub>DDIOx</sub> ≤3.6 V	-	5	ns		

The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is configured in the SYSCFG\_CFGR1 register. Refer to the RM0394 reference manual for a description of GPIO Port configuration register.

<sup>2.</sup> Guaranteed by design.

<sup>3.</sup> This value represents the I/O capability but the maximum system frequency is limited to 80 MHz.

<sup>4.</sup> The fall time is defined between 70% and 30% of the output waveform accordingly to I<sup>2</sup>C specification.




Figure 28. I/O AC characteristics definition<sup>(1)</sup>

1. Refer to Table 62: I/O AC characteristics.

## 6.3.15 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor,  $R_{\text{PU}}$ .

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 22: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL(NRST)</sub>	NRST input low level voltage	-	-	-	0.3 <sub>x</sub> V <sub>DDIOx</sub>	V
V <sub>IH(NRST)</sub>	NRST input high level voltage	-	0.7 <sub>x</sub> V <sub>DDIOx</sub>	-	-	V
V <sub>hys(NRST)</sub>	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(2)</sup>	$V_{IN} = V_{SS}$	25	40	55	kΩ
V <sub>F(NRST)</sub>	NRST input filtered pulse	-	-	-	70	ns
V <sub>NF(NRST)</sub>	NRST input not filtered pulse	1.71 V ≤ V <sub>DD</sub> ≤ 3.6 V	350	-	-	ns

Table 63. NRST pin characteristics<sup>(1)</sup>

<sup>1.</sup> Guaranteed by design.

<sup>2.</sup> The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).




Figure 29. Recommended NRST pin protection


- 1. The reset network protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in *Table 63: NRST pin characteristics*. Otherwise the reset will not be taken into account by the device.
- 3. The external capacitor on NRST must be placed as close as possible to the device.

## 6.3.16 Analog switches booster

Table 64. Analog switches booster characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Unit
$V_{DD}$	Supply voltage	1.62	-	3.6	V
t <sub>SU(BOOST)</sub>	Booster startup time	-	-	240	μs
I <sub>DD(BOOST)</sub>	Booster consumption for $1.62 \text{ V} \leq \text{V}_{DD} \leq 2.0 \text{ V}$	-	-	250	
	Booster consumption for $2.0 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$	-	-	500	μΑ
	Booster consumption for $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-	-	900	

1. Guaranteed by design.



## 6.3.17 Analog-to-Digital converter characteristics

Unless otherwise specified, the parameters given in *Table 65* are preliminary values derived from tests performed under ambient temperature,  $f_{PCLK}$  frequency and  $V_{DDA}$  supply voltage conditions summarized in *Table 22: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Table 65. ADC characteristics<sup>(1)</sup> (2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
$V_{DDA}$	Analog supply voltage	-	1.62	-	3.6	V	
\/	Desitive reference voltage	V <sub>DDA</sub> ≥ 2 V	2	-	$V_{DDA}$	V	
$V_{REF+}$	Positive reference voltage	V <sub>DDA</sub> < 2 V		$V_{DDA}$		V	
V <sub>REF-</sub>	Negative reference voltage	-		V <sub>SSA</sub>			
£	ADO als als for average	Range 1	0.14	-	80	MHz	
f <sub>ADC</sub>	ADC clock frequency	Range 2	0.14	-	26	IVITZ	
		Resolution = 12 bits	-	-	5.33		
	Sampling rate for FAST	Resolution = 10 bits	-	-	6.15		
	channels	Resolution = 8 bits	-	-	7.27		
£		Resolution = 6 bits	-	-	8.88	Mono	
f <sub>s</sub>		Resolution = 12 bits	-	-	4.21	Msps	
	Sampling rate for SLOW channels	Resolution = 10 bits	-	-	4.71		
		Resolution = 8 bits	-	-	5.33		
		Resolution = 6 bits	-	-	6.15		
$f_{TRIG}$	External trigger frequency	f <sub>ADC</sub> = 80 MHz Resolution = 12 bits	-	-	5.33	MHz	
		Resolution = 12 bits	-	-	15	1/f <sub>ADC</sub>	
V <sub>CMIN</sub>	Input common mode	Differential mode	(V <sub>REF+</sub> + V <sub>REF-</sub> )/2 - 0.18	(V <sub>REF+</sub> + V <sub>REF-</sub> )/2	(V <sub>REF+</sub> + V <sub>REF-</sub> )/2 + 0.18	V	
V <sub>AIN</sub> (3)	Conversion voltage range(2)	-	0	-	V <sub>REF+</sub>	V	
R <sub>AIN</sub>	External input impedance	-	-	-	50	kΩ	
C <sub>ADC</sub>	Internal sample and hold capacitor	-	-	5	-	pF	
t <sub>STAB</sub>	Power-up time	-		1			
+ .	Calibration time	f <sub>ADC</sub> = 80 MHz	1.45		μs		
$t_CAL$	Calibration time	-		116			

Table 65. ADC characteristics<sup>(1)</sup> (continued)

	_		İ				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
	Trigger conversion	CKMODE = 00	1.5	2	2.5		
	Trigger conversion latency Regular and	CKMODE = 01	-	-	2.0	1/f <sub>ADC</sub>	
t <sub>LATR</sub>	injected channels without conversion abort	CKMODE = 10	-	-	2.25		
		CKMODE = 11	-	-	2.125		
	Taianana	CKMODE = 00	2.5	3	3.5		
<sup>t</sup> LATRINJ	Trigger conversion latency Injected channels	CKMODE = 01	-	-	3.0	A IE	
	aborting a regular	CKMODE = 10	-	-	3.25	1/f <sub>ADC</sub>	
	conversion	CKMODE = 11	-	-	3.125		
	O I' I'	f <sub>ADC</sub> = 80 MHz	0.03125	-	8.00625	μs	
t <sub>s</sub>	Sampling time	-	2.5	-	640.5	1/f <sub>ADC</sub>	
t <sub>ADCVREG_STUP</sub>	ADC voltage regulator start-up time	-	-	-	20	μs	
	T-t-l	f <sub>ADC</sub> = 80 MHz Resolution = 12 bits	0.1875	-	8.1625	μs	
t <sub>CONV</sub>	Total conversion time (including sampling time)	Resolution = 12 bits	ts + 12.5 cycles for successive approximation = 15 to 653			1/f <sub>ADC</sub>	
		fs = 5 Msps	-	730	830		
I <sub>DDA</sub> (ADC)	ADC consumption from the V <sub>DDA</sub> supply	fs = 1 Msps	-	160	220	μΑ	
	THE VODA Supply	fs = 10 ksps	-	16	50		
	ADC consumption from	fs = 5 Msps	-	130	160		
I <sub>DDV_S</sub> (ADC)	the V <sub>REF+</sub> single ended	fs = 1 Msps	-	30	40	μΑ	
=-	mode	fs = 10 ksps	-	0.6	2		
	ADC consumption from	fs = 5 Msps	-	260	310		
I <sub>DDV_D</sub> (ADC)	the V <sub>REF+</sub> differential	fs = 1 Msps	-	60	70	μΑ	
	mode	fs = 10 ksps	-	1.3	3		
	1	1	<u> </u>				

<sup>1.</sup> Guaranteed by design

The maximum value of R<sub>AIN</sub> can be found in *Table 66: Maximum ADC RAIN*.

<sup>2.</sup> The I/O analog switch voltage booster is enable when  $V_{DDA}$  < 2.4 V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA}$  < 2.4V). It is disable when  $V_{DDA} \ge 2.4$  V.

V<sub>REF+</sub> can be internally connected to V<sub>DDA</sub> and V<sub>REF-</sub> can be internally connected to V<sub>SSA</sub>, depending on the package. Refer to Section 4: Pinouts and pin description for further details.

Table 66. Maximum ADC R<sub>AIN</sub>(1)(2)

D I di	Sampling cycle	Sampling time [ns]		nax (Ω)
Resolution	@80 MHz	@80 MHz	Fast channels <sup>(3)</sup>	Slow channels <sup>(4)</sup>
	2.5	31.25	100	N/A
	6.5	81.25	330	100
	12.5	156.25	680	470
40 hita	24.5	306.25	1500	1200
12 bits	47.5	593.75	2200	1800
	92.5	1156.25	4700	3900
	247.5	3093.75	12000	10000
	640.5	8006.75	39000	33000
	2.5	31.25	120	N/A
	6.5	81.25	390	180
	12.5	156.25	820	560
40.1.11	24.5	306.25	1500	1200
10 bits	47.5	593.75	2200	1800
	92.5	1156.25	5600	4700
	247.5	3093.75	12000	10000
	640.5	8006.75	47000	39000
	2.5	31.25	180	N/A
	6.5	81.25	470	270
	12.5	156.25	1000	680
0.1.%	24.5	306.25	1800	1500
8 bits	47.5	593.75	2700	2200
	92.5	1156.25	6800	5600
	247.5	3093.75	15000	12000
	640.5	8006.75	50000	50000
	2.5	31.25	220	N/A
	6.5	81.25	560	330
	12.5	156.25	1200	1000
6 h:t-	24.5	306.25	2700	2200
6 bits	47.5	593.75	3900	3300
	92.5	1156.25	8200	6800
	247.5	3093.75	18000	15000
	640.5	8006.75	50000	50000

<sup>1.</sup> Guaranteed by design.



2. The I/O analog switch voltage booster is enable when  $V_{DDA}$  < 2.4 V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA}$  < 2.4V). It is disable when  $V_{DDA} \ge 2.4$  V.

- 3. Fast channels are: PC0, PC1, PC2, PC3, PA0, PA1.
- 4. Slow channels are: all ADC inputs except the fast channels.

Table 67. ADC accuracy - limited test conditions 1<sup>(1)(2)(3)</sup>

Sym- bol	Parameter	(	Conditions <sup>(4</sup>	)	Min	Тур	Max	Unit
			Single	Fast channel (max speed)	-	4	5	
ET	Total unadjusted		ended	Slow channel (max speed)	-	4	5	
	error		Differential	Fast channel (max speed)	-	3.5	4.5	
			Dillerential	Slow channel (max speed)	-	3.5	4.5	
			Single	Fast channel (max speed)	-	1	2.5	
EO	Offset		ended	Slow channel (max speed)	-	1	2.5	
	error		D:##:-1	Fast channel (max speed)	-	1.5	2.5	
			Differential	Slow channel (max speed)	-	1.5	2.5	
			Single	Fast channel (max speed)	-	2.5	4.5	
EG	Gain error		ended	Slow channel (max speed)	-	2.5	4.5	LSB
LG	Gain enoi		Differential	Fast channel (max speed)	-	2.5	3.5	LOB
		Dillerential	Slow channel (max speed)	-	2.5	3.5		
		Single	Fast channel (max speed)	-	1	1.5		
ED	Differential		ended	Slow channel (max speed)	-	1	1.5	
ED linearity error	ADC clock frequency ≤	Differential	Fast channel (max speed)	-	1	1.2		
	80 MHz, Sampling rate ≤ 5.33 Msps,	Sincrontial	Slow channel (max speed)	-	1	1.2		
		$V_{DDA} = VREF + = 3 V,$ ntegral $TA = 25 °C$	Single ended	Fast channel (max speed)	-	1.5	2.5	
EL	Integral			Slow channel (max speed)	-	1.5	2.5	1
	linearity error		Differential	Fast channel (max speed)	-	1	2	
			Dillerential	Slow channel (max speed)	-	1	2	
			Single	Fast channel (max speed)	10.4	10.5	-	
ENOB	Effective number of		ended	Slow channel (max speed)	10.4	10.5	-	bits
LINOB	bits		Differential	Fast channel (max speed)	10.8	10.9	-	Dits
			Dillerential	Slow channel (max speed)	10.8	10.9	-	
	Cianal to		Single	Fast channel (max speed)	64.4	65	-	
SINAD	Signal-to- noise and		ended	Slow channel (max speed)	64.4	65	-	
SINAD	distortion		Differential	Fast channel (max speed)	66.8	67.4	-	
	ratio		Differential	Slow channel (max speed)	66.8	67.4	-	4D
			Single ended	Fast channel (max speed)	65	66	-	dB
SNR	Signal-to-			Slow channel (max speed)	65	66	-	
SINK	noise ratio		Differential	Fast channel (max speed)	67	68	-	
			Dillerential	Slow channel (max speed)	67	68	1	



Table 67. ADC accuracy - limited test conditions  $1^{(1)(2)(3)}$  (continued)

Sym- bol	Parameter	Conditions <sup>(4)</sup>				Тур	Max	Unit
THD	Total harmonic distortion	ADC clock frequency ≤ 80 MHz, Sampling rate ≤ 5.33 Msps, V <sub>DDA</sub> = V <sub>REF+</sub> = 3 V, TA = 25 °C	Single	Fast channel (max speed)	-	-74	-73	
			ended	Slow channel (max speed)	-	-74	-73	dB
			Differential	Fast channel (max speed)	-	-79	-76	uБ
				Slow channel (max speed)	-	-79	-76	

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this
  significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
  Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when  $V_{DDA}$  < 2.4 V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA}$  < 2.4 V). It is disable when  $V_{DDA} \ge 2.4$  V. No oversampling.




Table 68. ADC accuracy - limited test conditions 2<sup>(1)(2)(3)</sup>

Sym- bol	Parameter	Conditions <sup>(4)</sup>			Min	Тур	Max	Unit
ET	Total unadjusted error		Single ended	Fast channel (max speed)	-	4	6.5	
				Slow channel (max speed)	-	4	6.5	_
			Differential	Fast channel (max speed)	-	3.5	5.5	
				Slow channel (max speed)	-	3.5	5.5	
EO	Offset error		Single ended	Fast channel (max speed)	-	1	4.5	
				Slow channel (max speed)	-	1	5	-
			Differential	Fast channel (max speed)	-	1.5	3	
				Slow channel (max speed)	-	1.5	3	
EG			Single ended	Fast channel (max speed)	-	2.5	6	
	Gain error			Slow channel (max speed)	-	2.5	6	- LSB
			Differential	Fast channel (max speed)	-	2.5	3.5	
				Slow channel (max speed)	-	2.5	3.5	
ED			Single ended	Fast channel (max speed)	-	1	1.5	
	Differential			Slow channel (max speed)	-	1	1.5	
	linearity error	ADC clock frequency ≤ 80 MHz, Sampling rate ≤ 5.33 Msps, 2 V ≤ V <sub>DDA</sub>	Differential	Fast channel (max speed)	-	1	1.2	
				Slow channel (max speed)	-	1	1.2	
	Integral linearity error		Single ended	Fast channel (max speed)	-	1.5	3.5	
EI				Slow channel (max speed)	-	1.5	3.5	-
EL			Differential	Fast channel (max speed)	-	1	3	
				Slow channel (max speed)	-	1	2.5	
	Effective number of bits		Single ended	Fast channel (max speed)	10	10.5	-	
ENOB				Slow channel (max speed)	10	10.5	-	bits
LINOB			Differential	Fast channel (max speed)	10.7	10.9	ı	Dita
				Slow channel (max speed)	10.7	10.9	-	
	Signal-to- noise and distortion ratio		Single ended	Fast channel (max speed)	62	65	-	- - dB
SINAD				Slow channel (max speed)	62	65	-	
			Differential	Fast channel (max speed)	66	67.4	-	
				Slow channel (max speed)	66	67.4	-	
SNR	Signal-to- noise ratio		Single ended	Fast channel (max speed)	64	66	-	ub
				Slow channel (max speed)	64	66	-	
			Differential	Fast channel (max speed)	66.5	68	ı	
				Slow channel (max speed)	66.5	68	-	



Table 68. ADC accuracy - limited test conditions  $2^{(1)(2)(3)}$  (continued)

Sym- bol	Parameter	Conditions <sup>(4)</sup>				Тур	Max	Unit
THD	Total harmonic distortion	ADC clock frequency ≤ 80 MHz, Sampling rate ≤ 5.33 Msps, 2 V ≤ V <sub>DDA</sub>	Single	Fast channel (max speed)	-	-74	-65	
			ended	Slow channel (max speed)	-	-74	-67	dB
			Differential	Fast channel (max speed)	-	-79	-70	uБ
				Slow channel (max speed)	-	-79	-71	

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this
  significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
  Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when  $V_{DDA}$  < 2.4 V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA}$  < 2.4 V). It is disable when  $V_{DDA} \ge 2.4$  V. No oversampling.




Table 69. ADC accuracy - limited test conditions 3<sup>(1)(2)(3)</sup>

Sym- bol	Parameter	(	Conditions <sup>(4</sup>	)	Min	Тур	Max	Unit
			Single	Fast channel (max speed)	-	5.5	7.5	
	Total		ended	Slow channel (max speed)	-	4.5	6.5	
ET	unadjusted error		Differential	Fast channel (max speed)	-	4.5	7.5	
			Differential	Slow channel (max speed)	-	4.5	5.5	
			Single	Fast channel (max speed)	-	2	5	
EO	Offset		ended	Slow channel (max speed)	-	2.5	5	
	error		Differential	Fast channel (max speed)	-	2	3.5	
			Differential	Slow channel (max speed)	-	2.5	3	
			Single	Fast channel (max speed)	-	4.5	7	
FC	EG Gain error		ended	Slow channel (max speed)	-	3.5	6	LSB
EG	Gain enoi		Differential	Fast channel (max speed)	-	3.5	4	LSB
			Differential -	Slow channel (max speed)	-	3.5	5	
			Single	Fast channel (max speed)	-	1.2	1.5	
Differential ED linearity		ended	Slow channel (max speed)	-	1.2	1.5		
ED linear	,	80 MHz, Sampling rate $\leq$ 5.33 Msps, 1.65 V $\leq$ V <sub>DDA</sub> = V <sub>REF+</sub> $\leq$ 3.6 V,	Differential	Fast channel (max speed)	-	1	1.2	-
			Differential	Slow channel (max speed)	-	1	1.2	
			Single ended	Fast channel (max speed)	-	3	3.5	
EL	Integral			Slow channel (max speed)	-	2.5	3.5	
	linearity error		Differential	Fast channel (max speed)	-	2	2.5	
			Dillerential	Slow channel (max speed)	-	2	2.5	
			Single	Fast channel (max speed)	10	10.4	-	
ENOB	Effective number of		ended	Slow channel (max speed)	10	10.4	-	bits
LINOB	bits		Differential	Fast channel (max speed)	10.6	10.7	-	טונס
			Dillerential	Slow channel (max speed)	10.6	10.7	-	
	Cianal to		Single	Fast channel (max speed)	62	64	-	
SINAD	Signal-to- noise and		ended	Slow channel (max speed)	62	64	-	
SINAD	distortion		Differential	Fast channel (max speed)	65	66	-	
ratio		Dillerential	Slow channel (max speed)	65	66	-	٩D	
			Single ended	Fast channel (max speed)	63	65	-	dB
SNR	Signal-to-			Slow channel (max speed)	63	65	-	1
SINK	noise ratio		Differential -	Fast channel (max speed)	66	67	-	
				Slow channel (max speed)	66	67	-	



Table 69. ADC accuracy - limited test conditions  $3^{(1)(2)(3)}$  (continued)

Sym- bol	Parameter	C	Min	Тур	Max	Unit		
		ADC clock frequency ≤	Single	Fast channel (max speed)	-	-69	-67	
	Total	Sampling rate ≤ 5.33 Msps, 1.65 V ≤ V <sub>DDA</sub> = V <sub>REF+</sub> ≤	ended	Slow channel (max speed)	-	-71	-67	
THD harmonic distortion				Fast channel (max speed)	-	-72	-71	dB
	distortion		Differential	Slow channel (max speed)	-	-72	-71	

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this
  significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
  Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when  $V_{DDA}$  < 2.4 V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA}$  < 2.4 V). It is disable when  $V_{DDA} \ge 2.4$  V. No oversampling.




Table 70. ADC accuracy - limited test conditions 4<sup>(1)(2)(3)</sup>


Sym- bol	Parameter	(	Conditions <sup>(4</sup>	)	Min	Тур	Max	Unit
			Single	Fast channel (max speed)	-	5	5.4	
	Total		ended	Slow channel (max speed)	-	4	5	
ET	unadjusted error		Differential	Fast channel (max speed)	-	4	5	
			Differential	Slow channel (max speed)	-	3.5	4.5	
			Single	Fast channel (max speed)	-	2	4	
EO	Offset		ended	Slow channel (max speed)	-	2	4	
	error		Differential	Fast channel (max speed)	-	2	3.5	
			Differential	Slow channel (max speed)	-	2	3.5	
			Single	Fast channel (max speed)	-	4	4.5	
EG	G Gain error		ended	Slow channel (max speed)	-	4	4.5	LCD
EG	Gain error		Differential	Fast channel (max speed)	-	3	4	LSB
				Slow channel (max speed)	-	3	4	
			Single	Fast channel (max speed)	-	1	1.5	
ED	Differential ED linearity		ended	Slow channel (max speed)	-	1	1.5	
ED linear	_	ADC clock frequency ≤	Differential	Fast channel (max speed)	-	1	1.2	
		26 MHz,	Differential	Slow channel (max speed)	-	1	1.2	
		- 1.65 V ≤ V <sub>DDA</sub> = VREF+ ≤ 3.6 V, Voltage scaling Range 2	Single ended	Fast channel (max speed)	-	2.5	3	
	Integral			Slow channel (max speed)	-	2.5	3	
EL	linearity error		Differential	Fast channel (max speed)	-	2	2.5	
			Dillerential	Slow channel (max speed)	-	2	2.5	
			Single	Fast channel (max speed)	10.2	10.5	-	
ENOB	Effective number of		ended	Slow channel (max speed)	10.2	10.5	-	bits
ENOB	bits		Differential	Fast channel (max speed)	10.6	10.7	-	DILS
			Dillerential	Slow channel (max speed)	10.6	10.7	-	
	Ciamal ta		Single	Fast channel (max speed)	63	65	-	
SINAD	Signal-to- noise and		ended	Slow channel (max speed)	63	65	-	
SINAD	distortion		Differential	Fast channel (max speed)	65	66	-	
ratio		Dillerential	Slow channel (max speed)	65	66	-	٩D	
			Single ended	Fast channel (max speed)	64	65	-	dB
CVID	Signal-to-			Slow channel (max speed)	64	65	-	]
SNR	noise ratio		Differential	Fast channel (max speed)	66	67	-	
			Differential	Slow channel (max speed)	66	67	-	



Sym- bol	Parameter	(	Min	Тур	Max	Unit		
		ADC clock frequency ≤	Single	Fast channel (max speed)	-	-71	-69	
THD	Total harmonic		ended	Slow channel (max speed)	-	-71	-69	dB
distortion	$1.65 \text{ V} \le \text{V}_{DDA} = \text{VREF+} \le 3.6 \text{ V},$	D:#ti-l	Fast channel (max speed)	-	-73	-72	uБ	
		Voltage scaling Range 2	Differential	Slow channel (max speed)	-	-73	-72	

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- 3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- The I/O analog switch voltage booster is enable when V<sub>DDA</sub> < 2.4 V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when V<sub>DDA</sub> < 2.4 V). It is disable when V<sub>DDA</sub> ≥ 2.4 V. No oversampling.

Figure 30. ADC accuracy characteristics






Figure 31. Typical connection diagram using the ADC

- 1. Refer to Table 65: ADC characteristics for the values of  $R_{AIN}$  and  $C_{ADC}$ .
- C<sub>parasitic</sub> represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (refer to *Table 60: I/O static characteristics* for the value of the pad capacitance). A high C<sub>parasitic</sub> value will downgrade conversion accuracy. To remedy this, f<sub>ADC</sub> should be reduced.
- 3. Refer to Table 60: I/O static characteristics for the values of Ilkg.

### General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 17: Power supply scheme*. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

# 6.3.18 Digital-to-Analog converter characteristics

Table 71. DAC characteristics<sup>(1)</sup>

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
V <sub>DDA</sub>	Analog supply voltage for DAC ON	pin not connec	DAC output buffer OFF, DAC_OUT pin not connected (internal connection only)		-	3.6	
		Other modes		1.80	-		
V <sub>REF+</sub>	Positive reference voltage	DAC output bu pin not connec connection only		1.71	-	$V_{DDA}$	V
		Other modes		1.80	-		
V <sub>REF-</sub>	Negative reference voltage	-		- V <sub>SSA</sub>			
R <sub>L</sub>	Resistive load	DAC output	connected to V <sub>SSA</sub>	5	-	-	kO.
N <sub>L</sub>	Resistive load	buffer ON	connected to V <sub>DDA</sub>	25	-	-	kΩ
R <sub>O</sub>	Output Impedance	DAC output buffer OFF		9.6	11.7	13.8	kΩ
	Output impedance sample V <sub>DD</sub> = 2.7 V		-	-	2	10	
R <sub>BON</sub>	and hold mode, output buffer ON	V <sub>DD</sub> = 2.0 V		-	-	3.5	kΩ
_	Output impedance sample		V <sub>DD</sub> = 2.7 V		-	16.5	
R <sub>BOFF</sub>	and hold mode, output buffer OFF	V <sub>DD</sub> = 2.0 V		ı	-	18.0	kΩ
C <sub>L</sub>	Canacitive lead	DAC output buffer ON		-	-	50	pF
C <sub>SH</sub>	Capacitive load	Sample and ho	old mode	-	0.1	1	μF
V <sub>DAC_OUT</sub>	Voltage on DAC_OUT	DAC output buffer ON		0.2	-	V <sub>REF+</sub> - 0.2	V
	output	DAC output buffer OFF		0	-	V <sub>REF+</sub>	
	Sattling time (full seale: for		±0.5 LSB	ı	1.7	3	
	Settling time (full scale: for a 12-bit code transition	Normal mode DAC output	±1 LSB	ı	1.6	2.9	
	between the lowest and the highest input codes	buffer ON	±2 LSB	-	1.55	2.85	
t <sub>SETTLING</sub>	when DAC_OUT reaches	CL ≤ 50 pF, RL ≥ 5 kΩ	±4 LSB	-	1.48	2.8	μs
	final value ±0.5LSB, ±1 LSB, ±2 LSB, ±4 LSB,		±8 LSB	-	1.4	2.75	
	±8 LSB)	Normal mode DAC output buffer OFF, ±1LSB, CL = 10 pF		-	2	2.5	
<b>,</b> (2)	Wakeup time from off state (setting the ENx bit in the	Normal mode DAC output buffer ON CL $\leq$ 50 pF, RL $\geq$ 5 k $\Omega$		1	4.2	7.5	
t <sub>WAKEUP</sub> <sup>(2)</sup>	DAC Control register) until final value ±1 LSB	Normal mode DAC output buffer OFF, CL ≤ 10 pF		-	2	5	μs
PSRR	V <sub>DDA</sub> supply rejection ratio	Normal mode I CL ≤ 50 pF, RL	DAC output buffer ON . = 5 kΩ, DC	-	-80	-28	dB

Table 71. DAC characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
T <sub>W_to_W</sub>	Minimal time between two consecutive writes into the DAC_DORx register to guarantee a correct DAC_OUT for a small variation of the input code (1 LSB) DAC_MCR:MODEx[2:0] = 000 or 001 DAC_MCR:MODEx[2:0] = 010 or 011	CL ≤ 50 pF, RL ≥ 5 kΩ CL ≤ 10 pF		1 1.4	-	-	μѕ
		DAC_OUT	DAC output buffer ON, C <sub>SH</sub> = 100 nF	ı	0.7	3.5	ms
	Sampling time in sample and hold mode (code transition between the	pin connected	DAC output buffer OFF, C <sub>SH</sub> = 100 nF	ı	10.5	18	1115
<sup>t</sup> SAMP	lowest input code and the highest input code when DACOUT reaches final value ±1LSB)	DAC_OUT pin not connected (internal connection only)	DAC output buffer OFF	-	2	3.5	μs
I <sub>leak</sub>	Output leakage current	Sample and ho DAC_OUT pin		-	-	_(3)	nA
Cl <sub>int</sub>	Internal sample and hold capacitor		-	5.2	7	8.8	pF
t <sub>TRIM</sub>	Middle code offset trim time	DAC output bu	ffer ON	50	-	-	μs
V <sub>offset</sub>	Middle code offset for 1	V <sub>REF+</sub> = 3.6 V		ı	1500	-	μV
• опѕет	trim code step	V <sub>REF+</sub> = 1.8 V		-	750	-	۳۷
		DAC output	No load, middle code (0x800)	1	315	500	
		buffer ON	No load, worst code (0xF1C)	-	450	670	
I <sub>DDA</sub> (DAC)	DAC consumption from $V_{DDA}$	DAC output buffer OFF	No load, middle code (0x800)	-	-	0.2	μΑ
		Sample and ho	Sample and hold mode, $C_{SH} =$		315 <sub>x</sub> Ton/(Ton +Toff) (4)	670 x Ton/(Ton +Toff) (4)	

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
	DAC consumption from V <sub>REF+</sub>	DAC output	No load, middle code (0x800)	-	185	240	
		buffer ON	No load, worst code (0xF1C)	-	340	400	
		DAC output buffer OFF	No load, middle code (0x800)	-	155	205	
I <sub>DDV</sub> (DAC)		•	Sample and hold mode, buffer ON, C <sub>SH</sub> = 100 nF, worst case		185 <sub>x</sub> Ton/(Ton +Toff) (4)	400 x Ton/(Ton +Toff) (4)	μА
		Sample and hold mode, buffer OFF, C <sub>SH</sub> = 100 nF, worst case		-	155 <sub>x</sub> Ton/(Ton +Toff) (4)	205 x Ton/(Ton +Toff) (4)	

Table 71. DAC characteristics<sup>(1)</sup> (continued)

- 1. Guaranteed by design.
- 2. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).
- 3. Refer to Table 60: I/O static characteristics.
- 4. Ton is the Refresh phase duration. Toff is the Hold phase duration. Refer to RM0394 reference manual for more details.

Figure 32. 12-bit buffered / non-buffered DAC

The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly
without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the
DAC\_CR register.

# Table 72. DAC accuracy<sup>(1)</sup>

Symbol	Parameter	Conditio	ns	Min	Тур	Max	Unit	
DAII	Differential non	DAC output buffer ON		-	-	±2		
DNL	linearity (2)	DAC output buffer OFF		-	-	±2		
-	monotonicity	10 bits		9	guarantee	d		
INL	Integral non	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±4		
INL	linearity <sup>(3)</sup>	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±4		
		DAC output buffer ON	V <sub>REF+</sub> = 3.6 V	-	-	±12	1.00	
Offset	Offset error at code 0x800 <sup>(3)</sup>	CL ≤ 50 pF, RL ≥ 5 kΩ	V <sub>REF+</sub> = 1.8 V	-	-	±25	LSB	
		DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±8		
Offset1	Offset error at code 0x001 <sup>(4)</sup>	DAC output buffer OFF CL ≤ 50 pF, no RL	_	-	-	±5		
OffsetCal	Offset Error at code 0x800	DAC output buffer ON	V <sub>REF+</sub> = 3.6 V	-	-	±5		
	after calibration	CL ≤ 50 pF, RL ≥ 5 kΩ	V <sub>REF+</sub> = 1.8 V	-	-	±7		
Gain	Gain error <sup>(5)</sup>	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±0.5	%	
Gaiii	Gain endi	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±0.5	70	
TUE	Total unadjusted	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±30	LSB	
TOL	error	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±12	LOD	
TUECal	Total unadjusted error after calibration	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±23	LSB	
SNR	Signal-to-noise	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ 1 kHz, BW 500 kHz		-	71.2	-	٩Đ	
JINK	ratio	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz BW 500 kHz		-	71.6	-	dB	
THD	Total harmonic	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ, 1	kHz	-	-78	-	dB	
1110	distortion	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz		-	-79	-	uБ	



Table 72. DAC accuracy<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
SINAD	Signal-to-noise and distortion ratio	DAC output buffer ON CL $\leq$ 50 pF, RL $\geq$ 5 k $\Omega$ , 1 kHz	-	70.4	-	dB
		DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz	-	71	-	uБ
ENOB	Effective number of bits	DAC output buffer ON CL $\leq$ 50 pF, RL $\geq$ 5 k $\Omega$ , 1 kHz	-	11.4	-	h:to
		DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz	-	11.5	-	bits

- 1. Guaranteed by design.
- 2. Difference between two consecutive codes 1 LSB.
- 3. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.
- 4. Difference between the value measured at Code (0x001) and the ideal value.
- Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is OFF, and from code giving 0.2 V and (V<sub>REF+</sub> – 0.2) V when buffer is ON.

# 6.3.19 Voltage reference buffer characteristics

Table 73. VREFBUF characteristics<sup>(1)</sup>

Symbol	Parameter	Conditio	ons	Min	Тур	Max	Unit	
		Normal made	V <sub>RS</sub> = 0	2.4	-	3.6		
	Analog supply	Normal mode	V <sub>RS</sub> = 1	2.8	-	3.6		
$V_{DDA}$	voltage	Degraded mode <sup>(2)</sup>	V <sub>RS</sub> = 0	1.65	-	2.4		
		Degraded mode.	V <sub>RS</sub> = 1	1.65	-	2.8	V	
		Normal mode	V <sub>RS</sub> = 0	2.046 <sup>(3)</sup>	2.048	2.049 <sup>(3)</sup>	V	
V <sub>REFBUF</sub> _	Voltage reference	Normal mode	V <sub>RS</sub> = 1	2.498 <sup>(3)</sup>	2.5	2.502 <sup>(3)</sup>		
OUT	output	Degraded mode <sup>(2)</sup>	V <sub>RS</sub> = 0	V <sub>DDA</sub> -150 mV	-	$V_{DDA}$		
		Degraded mode	V <sub>RS</sub> = 1	V <sub>DDA</sub> -150 mV	-	$V_{DDA}$		
TRIM	Trim step resolution	-	-	-	±0.05	±0.1	%	
CL	Load capacitor	-	-	0.5	1	1.5	μF	
esr	Equivalent Serial Resistor of Cload	-	-	-	-	2	Ω	
I <sub>load</sub>	Static load current	-	-	-	-	4	mA	
I	Line regulation	e regulation   2.8 V ≤ V <sub>DDA</sub> ≤ 3.6 V -	I <sub>load</sub> = 500 μA	-	200	1000	nnm/\/	
I <sub>line_reg</sub>	Line regulation	2.0 V = V <sub>DDA</sub> = 3.0 V	I <sub>load</sub> = 4 mA	-	100	500	ppm/V	
I <sub>load_reg</sub>	Load regulation	500 μA ≤ I <sub>load</sub> ≤4 mA	Normal mode	-	50	500	ppm/mA	
Т	Temperature	-40 °C < T <sub>J</sub> < +125 °C		-	-	T <sub>coeff</sub> _ vrefint + 50	ppm/ °C	
T <sub>Coeff</sub>	coefficient	0 °C < T <sub>J</sub> < +50 °C	0 °C < T <sub>J</sub> < +50 °C		-	T <sub>coeff</sub> vrefint + 50	ррпи С	
PSRR	Power supply	DC		40	60	-	dB	
1 SIXIX	rejection	100 kHz		25	40	-	uБ	
		$CL = 0.5 \mu F^{(4)}$		-	300	350		
t <sub>START</sub>	Start-up time	$CL = 1.1  \mu F^{(4)}$		-	500	650	μs	
	CL = $1.5  \mu F^{(4)}$			-	650	800		
I <sub>INRUSH</sub>	Control of maximum DC current drive on VREFBUF_ OUT during start-up phase (5)	-	-	-	8	-	mA	

# Table 73. VREFBUF characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I KIIF) I	VREFBUF consumption from V <sub>DDA</sub>	I <sub>load</sub> = 0 μA	-	16	25	
		I <sub>load</sub> = 500 μA	-	18	30	μΑ
		I <sub>load</sub> = 4 mA	-	35	50	

- 1. Guaranteed by design, unless otherwise specified.
- In degraded mode, the voltage reference buffer can not maintain accurately the output voltage which will follow (V<sub>DDA</sub> drop voltage).
- 3. Guaranteed by test in production.
- 4. The capacitive load must include a 100 nF capacitor in order to cut-off the high frequency noise.
- To correctly control the VREFBUF inrush current during start-up phase and scaling change, the V<sub>DDA</sub> voltage should be in the range [2.4 V to 3.6 V] and [2.8 V to 3.6 V] respectively for V<sub>RS</sub> = 0 and V<sub>RS</sub> = 1.

# 6.3.20 Comparator characteristics

Table 74. COMP characteristics<sup>(1)</sup>

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
V <sub>DDA</sub>	Analog supply voltage		-	1.62	-	3.6	
V <sub>IN</sub>	Comparator input voltage range		-	0	-	$V_{DDA}$	V
V <sub>BG</sub> <sup>(2)</sup>	Scaler input voltage		-		V <sub>REFINT</sub>	-	
V <sub>SC</sub>	Scaler offset voltage		-	-	±5	±10	mV
I <sub>DDA</sub> (SCALER)	Scaler static consumption	BRG_EN=0 (bi	ridge disable)	-	200	300	nA
	from V <sub>DDA</sub>	BRG_EN=1 (bi	ridge enable)	-	8.0	1	μΑ
t <sub>START_SCALER</sub>	Scaler startup time		-	-	100	200	μs
		High-speed	V <sub>DDA</sub> ≥ 2.7 V	-	-	5	
	Comparator startup time to	mode	V <sub>DDA</sub> < 2.7 V	-	-	7	μs
t <sub>START</sub>	reach propagation delay	Ma divers es a da	V <sub>DDA</sub> ≥ 2.7 V	-	-	15	
	specification	Medium mode	V <sub>DDA</sub> < 2.7 V	-	-	25	
		Ultra-low-powe	r mode	-	-	40	
		High-speed	V <sub>DDA</sub> ≥ 2.7 V	-	55	80	
t <sub>D</sub> <sup>(3)</sup>	Propagation delay with	mode	V <sub>DDA</sub> < 2.7 V	-	65	100	ns
LD(°)	100 mV overdrive	Medium mode		-	0.55	0.9	
		Ultra-low-powe	r mode	-	4	7	μs
V <sub>offset</sub>	Comparator offset error	Full common mode range	-	-	±5	±20	mV
		No hysteresis	1	-	0	-	
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Componentes hyptomes:-	Low hysteresis	i	-	8	-	
$V_{hys}$	Comparator hysteresis	Medium hyster	esis	-	- 15 -		- mV
		High hysteresis	3	-	27	-	

Table 74. COMP characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
I <sub>DDA</sub> (COMP)			Static	-	400	600	
		Ultra-low- power mode	With 50 kHz ±100 mV overdrive square signal	-	1200	1	nA
			Static	-	5	7	
	Comparator consumption from V <sub>DDA</sub>	Medium mode	With 50 kHz ±100 mV overdrive square signal	-	6	-	μA
			Static	-	70	100	μΛ
		High-speed mode	With 50 kHz ±100 mV overdrive square signal	ı	75	ı	
l <sub>bias</sub>	Comparator input bias current		-	-	-	_(4)	nA

- 1. Guaranteed by design, unless otherwise specified.
- 2. Refer to Table 25: Embedded internal voltage reference.
- 3. Guaranteed by characterization results.
- 4. Mostly I/O leakage when used in analog mode. Refer to I<sub>lkg</sub> parameter in *Table 60: I/O static characteristics*.

## 6.3.21 Operational amplifiers characteristics

Table 75. OPAMP characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions		Тур	Max	Unit
V <sub>DDA</sub>	Analog supply voltage <sup>(2)</sup>	-		-	3.6	V
CMIR	Common mode input range	-		-	$V_{DDA}$	V
VI	Input offset	25 °C, No Load on output.	-	-	±1.5	mV
VI <sub>OFFSET</sub>	voltage	All voltage/Temp.	-	-	±3	IIIV
A)/I	Input offset	Normal mode	-	±5	-	μV/°C
ΔVI <sub>OFFSET</sub>	voltage drift	Low-power mode	-	±10	-	μν/ Ο
TRIMOFFSETP TRIMLPOFFSETP	Offset trim step at low common input voltage (0.1 x V <sub>DDA</sub> )	-	-	0.8	1.1	mV
TRIMOFFSETN TRIMLPOFFSETN	Offset trim step at high common input voltage (0.9 x V <sub>DDA</sub> )	-	-	1	1.35	IIIV

Table 75. OPAMP characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Cor	nditions	Min	Тур	Max	Unit
	Di	Normal mode	V > 0.V	-	-	500	
I <sub>LOAD</sub>	Drive current	Low-power mode	- V <sub>DDA</sub> ≥ 2 V	-	-	100	
	Drive current in	Normal mode	V > 0.V	-	-	450	μA
I <sub>LOAD_PGA</sub>	PGA mode	Low-power mode	- V <sub>DDA</sub> ≥ 2 V	-	-	50	
$R_LOAD$	Resistive load (connected to	Normal mode	- V <sub>DDA</sub> < 2 V	4	-	-	
NLOAD	VSSA or to VDDA)	Low-power mode	V DDA < 2 V	20	-	-	kΩ
D	Resistive load in PGA mode	Normal mode	- V <sub>DDA</sub> < 2 V	4.5	-	-	KL2
R <sub>LOAD_PGA</sub>	(connected to VSSA or to V <sub>DDA</sub> )	Low-power mode	V <sub>DDA</sub> < 2 V	40	-	-	
C <sub>LOAD</sub>	Capacitive load	-		-	-	50	pF
CMRR	Common mode	Normal mode		-	-85	-	ИD
CIVIER	rejection ratio	Low-power mode		-	-90	-	dB
PSRR	Power supply	Normal mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 4 \text{ k}\Omega \text{ DC}$	70	85	-	- dB
FSKK	rejection ratio	Low-power mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 20 \text{ k}\Omega \text{ DC}$	72	90	-	
		Normal mode	V <sub>DDA</sub> ≥ 2.4 V	550	1600	2200	- kHz
GBW	Gain Bandwidth	Low-power mode	(OPA_RANGE = 1)	100	420	600	
GBVV	Product	Normal mode	V <sub>DDA</sub> < 2.4 V	250	700	950	
		Low-power mode	(OPA_RANGE = 0)	40	180	280	
	Slew rate	Normal mode	V >24V	-	700	-	
SR <sup>(3)</sup>	(from 10 and	Low-power mode	- V <sub>DDA</sub> ≥ 2.4 V	-	180	-	V/ms
SK /	90% of output voltage)	Normal mode	V <24V	-	300	-	V/IIIS
	voitage)	Low-power mode	- V <sub>DDA</sub> < 2.4 V	-	80	-	
AO	Open loop gain	Normal mode		55	110	-	dB
AO	Open loop gain	Low-power mode		45	110	-	uБ
V <sub>OHSAT</sub> <sup>(3)</sup>	High saturation	Normal mode	I <sub>load</sub> = max or R <sub>load</sub> =	V <sub>DDA</sub> - 100	-	-	
VOHSAT` 7	voltage	Low-power mode	min Input at V <sub>DDA</sub> .	V <sub>DDA</sub> - 50	-	-	mV
V <sub>OLSAT</sub> <sup>(3)</sup>	Low saturation	Normal mode	I <sub>load</sub> = max or R <sub>load</sub> = min Input at 0.	-	-	100	
V OLSAT`	voltage	Low-power mode		-	-	50	
	Normal mode			-	74	_	0
$\Phi_{m}$	Phase margin	Low-power mode		-	66	-	

Table 75. OPAMP characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Con	ditions	Min	Тур	Max	Unit
014	0.1.	Normal mode		-	13	-	ID.
GM	Gain margin	Low-power mode		-	20	-	dB
	Wake up time	Normal mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 4 \text{ k}\Omega$ follower configuration	-	5	10	
	from OFF state.	Low-power mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 20 \text{ k}\Omega$ follower configuration	-	10	30	- μs
I <sub>bias</sub>	OPAMP input bias current	General purpose in	iput	-	-	_(4)	nA
PGA gain <sup>(3)</sup>				-	2	-	
	Non inverting			-	4	-	
	gain value		-	-	8	-	-
				-	16	-	
		PGA Gain = 2		-	80/80	-	
	R2/R1 internal	PGA Gain = 4		-	120/ 40	-	
R <sub>network</sub>	resistance values in PGA mode <sup>(5)</sup>	PGA Gain = 8		-	140/ 20	-	kΩ/kΩ
		PGA Gain = 16		-	150/ 10	-	
Delta R	Resistance variation (R1 or R2)		-	-15	-	15	%
PGA gain error	PGA gain error		-	-1	-	1	%
		Gain = 2	-	-	GBW/ 2	-	
PGA BW	PGA bandwidth	Gain = 4	-	-	GBW/ 4	-	MU-
	for different non inverting gain	Gain = 8	-	-	GBW/ 8	-	
		Gain = 16	-	-	GBW/ 16	-	

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Volta		Normal mode	at 1 kHz, Output loaded with 4 kΩ	-	500	-	
	Voltage noise	Low-power mode	at 1 kHz, Output loaded with 20 kΩ	-	600	-	nV/√Hz
en	density	Normal mode	at 10 kHz, Output loaded with 4 kΩ	-	180	-	1107 1112
		Low-power mode	at 10 kHz, Output loaded with 20 kΩ	-	290	-	
I <sub>DDA</sub> (OPAMP) <sup>(3)</sup>	OPAMP	Normal mode	no Load, guiescent	ı	120	260	
	consumption from V <sub>DDA</sub>	Low-power mode	mode	-	45	100	μA

Table 75. OPAMP characteristics<sup>(1)</sup> (continued)

- 1. Guaranteed by design, unless otherwise specified.
- 2. The temperature range is limited to 0 °C-125 °C when  $V_{DDA}$  is below 2 V
- 3. Guaranteed by characterization results.
- 4. Mostly I/O leakage, when used in analog mode. Refer to I<sub>Ikg</sub> parameter in Table 60: I/O static characteristics.
- R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between OPAMP inverting input and ground. The PGA gain =1+R2/R1

### 6.3.22 Temperature sensor characteristics

Table 76. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>TS</sub> linearity with temperature	-	±1	±2	°C
Avg_Slope <sup>(2)</sup>	Average slope	2.3	2.5	2.7	mV/°C
V <sub>30</sub>	Voltage at 30°C (±5 °C) <sup>(3)</sup>	0.742	0.76	0.785	V
t <sub>START</sub> (TS_BUF) <sup>(1)</sup>	Sensor Buffer Start-up time in continuous mode <sup>(4)</sup>	-	8	15	μs
t <sub>START</sub> (1)	Start-up time when entering in continuous mode <sup>(4)</sup>	-	70	120	μs
t <sub>S_temp</sub> <sup>(1)</sup>	ADC sampling time when reading the temperature	5	-	-	μs
I <sub>DD</sub> (TS) <sup>(1)</sup>	Temperature sensor consumption from $V_{DD}$ , when selected by ADC	-	4.7	7	μΑ

- 1. Guaranteed by design.
- Guaranteed by characterization results.
- Measured at V<sub>DDA</sub> = 3.0 V ±10 mV. The V<sub>30</sub> ADC conversion result is stored in the TS\_CAL1 byte. Refer to Table 8: Temperature sensor calibration values.
- 4. Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

# 6.3.23 V<sub>BAT</sub> monitoring characteristics

Table 77. V<sub>BAT</sub> monitoring characteristics

Symbol	Parameter		Тур	Max	Unit
R	Resistor bridge for V <sub>BAT</sub>	-	39	-	kΩ
Q	Ratio on V <sub>BAT</sub> measurement	-	3	-	-
Er <sup>(1)</sup>	Error on Q	-10	-	10	%
t <sub>S_vbat</sub> <sup>(1)</sup>	ADC sampling time when reading the VBAT	12	-	-	μs

<sup>1.</sup> Guaranteed by design.

Table 78. V<sub>BAT</sub> charging characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>BC</sub>	Battery	VBRS = 0	-	5	-	
	charging resistor	VBRS = 1	-	1.5	-	kΩ

### 6.3.24 Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to Section 6.3.14: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 79. TIMx<sup>(1)</sup> characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
+	Timer resolution time	-	1	-	t <sub>TIMxCLK</sub>
t <sub>res(TIM)</sub>	Timer resolution time	f <sub>TIMxCLK</sub> = 80 MHz	12.5	-	ns
f <sub>EXT</sub>	Timer external clock	-	0	f <sub>TIMxCLK</sub> /2	MHz
'EXT	frequency on CH1 to CH4	f <sub>TIMxCLK</sub> = 80 MHz	0	40	MHz
Res <sub>TIM</sub>	Timer resolution	TIMx (except TIM2)	1	16	bit
		TIM2	ī	32	
+	16-bit counter clock	-	1	65536	t <sub>TIMxCLK</sub>
<sup>t</sup> COUNTER	period	f <sub>TIMxCLK</sub> = 80 MHz	0.0125	819.2	μs
t	Maximum possible count	-	-	65536 × 65536	t <sub>TIMxCLK</sub>
t <sub>MAX_COUNT</sub>	with 32-bit counter	f <sub>TIMxCLK</sub> = 80 MHz	-	53.68	s

<sup>1.</sup> TIMx is used as a general term in which x stands for 1,2,3,4,5,6,7,8,15,16 or 17.



Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit
/4	0	0.125	512	
/8	1	0.250	1024	
/16	2	0.500	2048	
/32	3	1.0	4096	ms
/64	4	2.0	8192	
/128	5	4.0	16384	
/256	6 or 7	8.0	32768	

Table 80. IWDG min/max timeout period at 32 kHz (LSI)<sup>(1)</sup>

The exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

Table of Tittle of Infilmate time out value at to Infile (1 oz.)						
Prescaler	WDGTB	OGTB Min timeout value Max timeout va		Unit		
1	0	0.0512	3.2768			
2	1	0.1024	6.5536	ma		
4	2	0.2048	13.1072	ms		
8	3	0.4096	26.2144			

Table 81. WWDG min/max timeout value at 80 MHz (PCLK)

#### 6.3.25 Communication interfaces characteristics

### I<sup>2</sup>C interface characteristics

The I2C interface meets the timings requirements of the I<sup>2</sup>C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to RM0394 reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and  $V_{\rm DDIOx}$  is disabled, but is still present. Only FT\_f I/O pins support Fm+ low level output current maximum requirement. Refer to Section 6.3.14: I/O port characteristics for the I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:

Table 82. I2C analog filter characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>AF</sub>	Maximum pulse width of spikes that are suppressed by the analog filter	50 <sup>(2)</sup>	260 <sup>(3)</sup>	ns

- 1. Guaranteed by design.
- 2. Spikes with widths below  $t_{\mbox{\scriptsize AF}(\mbox{\scriptsize min})}$  are filtered.
- 3. Spikes with widths above  $t_{\text{AF}(\text{max})}$  are not filtered

#### **SPI** characteristics

Unless otherwise specified, the parameters given in *Table 83* for SPI are derived from tests performed under the ambient temperature, f<sub>PCLKx</sub> frequency and supply voltage conditions summarized in *Table 22: General operating conditions*.

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V<sub>DD</sub>

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 83. SPI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode receiver/full duplex 2.7 < V <sub>DD</sub> < 3.6 V Voltage Range 1			40	
		Master mode receiver/full duplex 1.71 < V <sub>DD</sub> < 3.6 V Voltage Range 1			16	
٠		Master mode transmitter 1.71 < V <sub>DD</sub> < 3.6 V Voltage Range 1			40	
f <sub>SCK</sub> 1/t <sub>c(SCK)</sub>	SPI clock frequency	Slave mode receiver 1.71 < V <sub>DD</sub> < 3.6 V Voltage Range 1	-	-	40	MHz
		Slave mode transmitter/full duplex 2.7 < V <sub>DD</sub> < 3.6 V Voltage Range 1			37 <sup>(2)</sup>	
		Slave mode transmitter/full duplex 1.71 < V <sub>DD</sub> < 3.6 V Voltage Range 1			20 <sup>(2)</sup>	
		Voltage Range 2			13	
t <sub>su(NSS)</sub>	NSS setup time	Slave mode, SPI prescaler = 2	4 <sub>x</sub> T <sub>PCLK</sub>	-	-	ns
t <sub>h(NSS)</sub>	NSS hold time	Slave mode, SPI prescaler = 2	2 <sub>x</sub> T <sub>PCLK</sub>	ı	-	ns
$\begin{matrix} t_{w(\text{SCKH})} \\ t_{w(\text{SCKL})} \end{matrix}$	SCK high and low time	Master mode	T <sub>PCLK</sub> -2	T <sub>PCLK</sub>	T <sub>PCLK</sub> +2	ns
t <sub>su(MI)</sub>	Data input setup time	Master mode	4	-	-	ns
t <sub>su(SI)</sub>	Data input setup time	Slave mode	1.5	-	-	113
t <sub>h(MI)</sub>	Data input hold time	Master mode	6.5	ı	-	ns
t <sub>h(SI)</sub>	Data input noid time	Slave mode	1.5	ı	-	113
t <sub>a(SO)</sub>	Data output access time	Slave mode	9	-	36	ns
t <sub>dis(SO)</sub>	Data output disable time	Slave mode	9	-	16	ns




Table 83. SPI o	characteristics <sup>(1)</sup>	(continued)
-----------------	--------------------------------	-------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Slave mode 2.7 < V <sub>DD</sub> < 3.6 V Voltage Range 1	-	12.5	13.5	
t <sub>v(SO)</sub>	Data output valid time	Slave mode 1.71 < V <sub>DD</sub> < 3.6 V Voltage Range 1	-	12.5	24	ns
	·	Slave mode 1.71 < V <sub>DD</sub> < 3.6 V Voltage Range 2	-	12.5	33	
t <sub>v(MO)</sub>		Master mode	-	4.5	6	
t <sub>h(SO)</sub>	Data output hold time	Slave mode	7	-	-	ns
t <sub>h(MO)</sub>		Master mode	0	-	-	115

<sup>1.</sup> Guaranteed by characterization results.

Figure 33. SPI timing diagram - slave mode and CPHA = 0



Maximum frequency in Slave transmitter mode is determined by the sum of t<sub>v(SO)</sub> and t<sub>su(MI)</sub> which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having t<sub>su(MI)</sub> = 0 while Duty(SCK) = 50 %.




Figure 34. SPI timing diagram - slave mode and CPHA = 1

1. Measurement points are done at CMOS levels: 0.3  $\rm V_{DD}$  and 0.7  $\rm V_{DD}$ 




Figure 35. SPI timing diagram - master mode

1. Measurement points are done at CMOS levels: 0.3  $\rm V_{DD}$  and 0.7  $\rm V_{DD}$ 

#### **Quad SPI characteristics**

Unless otherwise specified, the parameters given in *Table 84* and *Table 85* for Quad SPI are derived from tests performed under the ambient temperature,  $f_{AHB}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 15 or 20 pF
- Measurement points are done at CMOS levels: 0.5 x V<sub>DD</sub>

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics.

Table 84. Quad SPI characteristics in SDR mode<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		1.71 < V <sub>DD</sub> < 3.6 V, C <sub>LOAD</sub> = 20 pF Voltage Range 1	-	-	40	
F <sub>CK</sub>	Quad SPI clock frequency	1.71 < V <sub>DD</sub> < 3.6 V, C <sub>LOAD</sub> = 15 pF Voltage Range 1	-	-	48	MHz
1/t <sub>(CK)</sub>	Quad SF1 Clock frequency	2.7 < V <sub>DD</sub> < 3.6 V, C <sub>LOAD</sub> = 15 pF Voltage Range 1	-	-	60	IVII IZ
		1.71 < V <sub>DD</sub> < 3.6 V C <sub>LOAD</sub> = 20 pF Voltage Range 2	-	-	26	
t <sub>w(CKH)</sub>	Quad SPI clock high and	f <sub>AHBCLK</sub> = 48 MHz, presc=0	t <sub>(CK)</sub> /2-2	-	t <sub>(CK)</sub> /2	
t <sub>w(CKL)</sub>	low time	ne Anbolk 18 III. 2, press s		-	t <sub>(CK)</sub> /2+2	
t	Data input setup time	Voltage Range 1	2	-	-	
t <sub>s(IN)</sub>	Data input setup time	Voltage Range 2	3.5	-	-	
+	Data input hold time	Voltage Range 1	5	-	-	ns
t <sub>h(IN)</sub>	Data input floid time	Voltage Range 2	6.5	-	-	113
	Data output valid time	Voltage Range 1	-	1	5	
t <sub>v(OUT)</sub>	Data output valid time	Voltage Range 2	-	3	5	
	Data output hold time	Voltage Range 1	0	-	-	
t <sub>h(OUT)</sub>	Data output hold time	Voltage Range 2	0	-	-	

<sup>1.</sup> Guaranteed by characterization results.




Table 85. QUADSPI characteristics in DDR mode<sup>(1)</sup>


Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
		1.71 < V <sub>DD</sub> < 3.6 V, C <sub>LOAD</sub> = 20 pF Voltage Range 1	-	-	40		
F <sub>CK</sub>	Quad SPI clock	2 < V <sub>DD</sub> < 3.6 V, C <sub>LOAD</sub> = 20 pF Voltage Range 1	-	-	48	MHz	
1/t <sub>(CK)</sub>	frequency	1.71 < V <sub>DD</sub> < 3.6 V, C <sub>LOAD</sub> = 15 pF Voltage Range 1	-	-	48	IVITZ	
		1.71 < V <sub>DD</sub> < 3.6 V C <sub>LOAD</sub> = 20 pF Voltage Range 2	-	-	26		
t <sub>w(CKH)</sub>	Quad SPI clock high	f <sub>AHBCLK</sub> = 48 MHz, presc=0	t <sub>(CK)</sub> /2-2	-	t <sub>(CK)</sub> /2		
t <sub>w(CKL)</sub>	and low time	IAHBCLK - 40 MHz, presc-0	t <sub>(CK)</sub> /2	-	t <sub>(CK)</sub> /2+2		
4	Data input setup time	Voltage Range 1	1				
t <sub>sr(IN)</sub>	on rising edge	Voltage Range 2	3.5	_	-		
	Data input setup time	Voltage Range 1	1		-		
t <sub>sf(IN)</sub>	on falling edge	Voltage Range 2	1.5	-	-		
4	Data input hold time	Voltage Range 1	6				
t <sub>hr(IN)</sub>	on rising edge	Voltage Range 2	6.5	-	-		
4	Data input hold time	Voltage Range 1	5.5			20	
t <sub>hf(IN)</sub>	on falling edge	Voltage Range 2	5.5	_	-	ns	
4	Data output valid time	Voltage Range 1		5	5.5		
t <sub>vr(OUT)</sub>	on rising edge	Voltage Range 2	-	9.5	14		
4	Data output valid time	Voltage Range 1		5	8.5		
t <sub>vf(OUT)</sub>	on falling edge	Voltage Range 2	15		19		
4	Data output hold time	Voltage Range 1	3.5	-			
t <sub>hr(OUT)</sub>	on rising edge	Voltage Range 2	8	-	-		
+ .	Data output hold time	Voltage Range 1	3.5	-			
t <sub>hf(OUT)</sub>	on falling edge	Voltage Range 2	13	-			

<sup>1.</sup> Guaranteed by characterization results.

 $t_{(\mathsf{CK})}$  $t_{\text{w}(\text{CKH})}$  $t_{\text{w}(\text{CKL})}$  $t_{\text{f(CK)}}$ Clock t<sub>v(OUT)</sub>  $\overset{t_{h(OUT)}}{\longleftrightarrow}$ Data output D0 D1 D2  $t_{\text{s}(\text{IN})}$  $t_{h(IN)} \\$ Data input D0 D1 D2 MSv36878V1

Figure 36. Quad SPI timing diagram - SDR mode





#### **SAI** characteristics

Unless otherwise specified, the parameters given in *Table 86* for SAI are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V<sub>DD</sub>

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (CK,SD,FS).

Table 86. SAI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>MCLK</sub>	SAI Main clock output	-	-	50	MHz
		Master transmitter 2.7 ≤ V <sub>DD</sub> ≤ 3.6 Voltage Range 1	-	18.5	
		Master transmitter 1.71 ≤ V <sub>DD</sub> ≤ 3.6 Voltage Range 1	-	12.5	
		Master receiver Voltage Range 1	-	25	
f <sub>CK</sub>	SAI clock frequency <sup>(2)</sup>	Slave transmitter 2.7 ≤ V <sub>DD</sub> ≤ 3.6 Voltage Range 1	-	22.5	MHz
		Slave transmitter $1.71 \le V_{DD} \le 3.6$ Voltage Range 1	-	14.5	
		Slave receiver Voltage Range 1	-	25	
		Voltage Range 2	-	12.5	
	CO valid time	Master mode $2.7 \le V_{DD} \le 3.6$	-	22	
t <sub>v(FS)</sub>	FS valid time	Master mode 1.71 ≤ V <sub>DD</sub> ≤ 3.6	-	40	ns
t <sub>h(FS)</sub>	FS hold time	Master mode	10	-	ns
t <sub>su(FS)</sub>	FS setup time	Slave mode	1	-	ns
t <sub>h(FS)</sub>	FS hold time	Slave mode	2	-	ns
t <sub>su(SD_A_MR)</sub>	Data input setup time	Master receiver	2	-	ns
t <sub>su(SD_B_SR)</sub>	Data input setup time	Slave receiver	1.5	-	113
t <sub>h(SD_A_MR)</sub>	Data input hold time	Master receiver	5	-	ns
t <sub>h(SD_B_SR)</sub>	Data input noise time	Slave receiver	2.5	-	113




Table 86. SAI characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Max	Unit
Slave transmitter (after enable edge) $2.7 \le V_{DD} \le 3.6$		-	22	ns	
Slave transmitte	Slave transmitter (after enable edge) $1.71 \le V_{DD} \le 3.6$	i	34	113	
t <sub>h(SD_B_ST)</sub>	Data output hold time	Slave transmitter (after enable edge)	10	-	ns
4	Data output valid time	Master transmitter (after enable edge) $2.7 \le V_{DD} \le 3.6$	-	27	ns
t <sub>v(SD_A_MT)</sub>	Data output valid time	Master transmitter (after enable edge) 1.71 ≤ V <sub>DD</sub> ≤ 3.6		40	113
t <sub>h(SD_A_MT)</sub>	Data output hold time	Master transmitter (after enable edge)	10	-	ns

- 1. Guaranteed by characterization results.
- 2. APB clock frequency must be at least twice SAI clock frequency.

Figure 38. SAI master timing waveforms






Figure 39. SAI slave timing waveforms

#### **SDMMC** characteristics

Unless otherwise specified, the parameters given in *Table 87* for SDIO are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V<sub>DD</sub>

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output characteristics.

Table 87. SD / MMC dynamic characteristics,  $V_{DD}$ =2.7 V to 3.6  $V^{(1)}$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>PP</sub>	Clock frequency in data transfer mode	-	0	-	50	MHz
-	SDIO_CK/fPCLK2 frequency ratio	-	-	-	4/3	-
t <sub>W(CKL)</sub>	Clock low time	f <sub>PP</sub> = 50 MHz	8	10	-	ns
t <sub>W(CKH)</sub>	Clock high time	f <sub>PP</sub> = 50 MHz	8	10	-	ns
CMD, D inpu	ts (referenced to CK) in MMC and SD H	S mode				
t <sub>ISU</sub>	Input setup time HS	f <sub>PP</sub> = 50 MHz	3.5	-	-	ns
t <sub>IH</sub>	Input hold time HS	f <sub>PP</sub> = 50 MHz	2.5	-	-	ns
CMD, D outp	uts (referenced to CK) in MMC and SD	HS mode				
t <sub>OV</sub>	Output valid time HS	f <sub>PP</sub> = 50 MHz	-	12	13	ns
t <sub>OH</sub>	Output hold time HS	f <sub>PP</sub> = 50 MHz	10	-	-	ns
CMD, D inpu	ts (referenced to CK) in SD default mod	le				
t <sub>ISUD</sub>	Input setup time SD	f <sub>PP</sub> = 50 MHz	3.5	-	-	ns
t <sub>IHD</sub>	Input hold time SD	f <sub>PP</sub> = 50 MHz	3	-	-	ns



Table 87. SD / MMC dynamic characteristics,  $V_{DD}$ =2.7 V to 3.6  $V^{(1)}$  (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
CMD, D outp	uts (referenced to CK) in SD default mo	ode				
t <sub>OVD</sub>	Output valid default time SD	f <sub>PP</sub> = 50 MHz	-	2	3	ns
t <sub>OHD</sub>	Output hold default time SD	f <sub>PP</sub> = 50 MHz	0	-	-	ns

<sup>1.</sup> Guaranteed by characterization results.

Table 88. eMMC dynamic characteristics,  $V_{DD}$  = 1.71 V to 1.9  $V^{(1)(2)}$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>PP</sub>	Clock frequency in data transfer mode	-	0	-	50	MHz
-	SDIO_CK/f <sub>PCLK2</sub> frequency ratio	-	-	-	4/3	-
t <sub>W(CKL)</sub>	Clock low time	f <sub>PP</sub> = 50 MHz	8	10	-	ns
t <sub>W(CKH)</sub>	Clock high time	f <sub>PP</sub> = 50 MHz	8	10	-	ns
CMD, D input	ts (referenced to CK) in eMMC mode					
t <sub>ISU</sub>	Input setup time HS	f <sub>PP</sub> = 50 MHz	0	ı	ı	ns
t <sub>IH</sub>	Input hold time HS	f <sub>PP</sub> = 50 MHz	1.5	-	-	ns
CMD, D outp	uts (referenced to CK) in eMMC mode					
t <sub>OV</sub>	Output valid time HS	f <sub>PP</sub> = 50 MHz	ı	13.5	15	ns
t <sub>OH</sub>	Output hold time HS	f <sub>PP</sub> = 50 MHz	9	-	-	ns

<sup>1.</sup> Guaranteed by characterization results.

Tigure 40. SDIO high-speed mode

tw(CKH)

D, CMD
(output)


D, CMD
(input)

ai14887

57

<sup>2.</sup>  $C_{LOAD} = 20pF$ .

Figure 41. SD default mode



### CAN (controller area network) interface

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (CAN\_TX and CAN\_RX).

### **SWPMI** characteristics

The Single Wire Protocol Master Interface (SWPMI) and the associated SWPMI\_IO transceiver are compliant with the ETSI TS 102 613 technical specification.

Table 89. SWPMI electrical characteristics


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>SWPSTART</sub>	SWPMI regulator startup time	SWP Class B 2.7 V ≤ V <sub>DD</sub> ≤ 3,3V	-	-	300	μs
t	SWP bit duration	V <sub>CORE</sub> voltage range 1	500	-	-	ns
t <sub>SWPBIT</sub>	SVVP DIL GUTALION	V <sub>CORE</sub> voltage range 2	620	-	-	115

Package information STM32L431xx

# 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.

# 7.1 LQFP100 package information



1. Drawing is not to scale.

Table 90. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059




STM32L431xx Package information

Table 90. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data (continued)

Symbol	millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-
E	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.000	-	-	0.4724	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
ccc	-	-	0.080	-	-	0.0031

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 43. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat recommended footprint



1. Dimensions are expressed in millimeters.

Package information STM32L431xx

### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 44. LQFP100 marking (package top view)


Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



STM32L431xx Package information

# 7.2 UFBGA100 package information

Figure 45. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package outline



1. Drawing is not to scale.

Table 91. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data

Symbol		millimeters		inches <sup>(1)</sup>		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	-	-	0.600	-	-	0.0236
A1	-	-	0.110	-	-	0.0043
A2	-	0.450	-	-	0.0177	-
A3	-	0.130	-	-	0.0051	0.0094
A4	-	0.320	-	-	0.0126	-
b	0.240	0.290	0.340	0.0094	0.0114	0.0134
D	6.850	7.000	7.150	0.2697	0.2756	0.2815
D1	-	5.500	-	-	0.2165	-
Е	6.850	7.000	7.150	0.2697	0.2756	0.2815
E1	-	5.500	-	-	0.2165	-
е	-	0.500	-	-	0.0197	-
Z	-	0.750	-	-	0.0295	-

Package information STM32L431xx

Table 91. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid
array package mechanical data (continued)

Oh a l	millimeters			inches <sup>(1)</sup>		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
ddd	-	-	0.080	-	-	0.0031
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 46. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package recommended footprint




Table 92. UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)

Dimension	Recommended values		
Pitch	0.5		
Dpad	0.280 mm		
Dsm	0.370 mm typ. (depends on the solder mask registration tolerance)		
Stencil opening	0.280 mm		
Stencil thickness	Between 0.100 mm and 0.125 mm		

#### **Device marking**

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 47. UFBGA100 marking (package top view)

1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



# 7.3 LQFP64 package information





Figure 48. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline

1. Drawing is not to scale.

Table 93. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
E	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-



Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Тур	Max	Min	Тур	Max
E3	-	7.500	-	-	0.2953	-
е	-	0.500	-	-	0.0197	-
K	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
ccc	-	-	0.080	-	-	0.0031

Table 93. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data (continued)

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 49. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.

### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





Figure 50. LQFP64 marking (package top view)

1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

## 7.4 UFBGA64 package information

Figure 51. UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array package outline



1. Drawing is not to scale.

57

STM32L431xx Package information

Table 94. UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Тур	Max	Min	Тур	Max
Α	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.050	0.080	0.110	0.0020	0.0031	0.0043
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197
A3	0.080	0.130	0.180	0.0031	0.0051	0.0071
A4	0.270	0.320	0.370	0.0106	0.0126	0.0146
b	0.170	0.280	0.330	0.0067	0.0110	0.0130
D	4.850	5.000	5.150	0.1909	0.1969	0.2028
D1	3.450	3.500	3.550	0.1358	0.1378	0.1398
Е	4.850	5.000	5.150	0.1909	0.1969	0.2028
E1	3.450	3.500	3.550	0.1358	0.1378	0.1398
е	-	0.500	-	-	0.0197	-
F	0.700	0.750	0.800	0.0276	0.0295	0.0315
ddd	-	-	0.080	-	-	0.0031
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 52. UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array package recommended footprint




Table 95. UFBGA64 recommended PCB design rules (0.5 mm pitch BGA)

Dimension	Recommended values
Pitch	0.5
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.280 mm

Table 95. UFBGA64 recommended PCB design rules (0.5 mm pitch BGA) (continued)

Dimension	Recommended values			
Stencil thickness	Between 0.100 mm and 0.125 mm			
Pad trace width	0.100 mm			

### **Device marking**

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Product identification<sup>(1)</sup>

32L 4 3 L C L

Y W W Date code

Pin 1 identifier

MSv40922V1


Figure 53. UFBGA64 marking (package top view)

1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

STM32L431xx Package information

## 7.5 WLCSP64 package information

Figure 54. WLCSP64 - 64-ball, 3.141 x 3.127 mm, 0.35 mm pitch wafer level chip scale package outline



<sup>1.</sup> Drawing is not to scale.

Table 96. WLCSP64 - 64-ball, 3.141 x 3.127 mm, 0.35 mm pitch wafer level chip scale package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.516	0.546	0.576	0.0203	0.0215	0.0227
A1	-	0.166	-	-	0.0065	-
A2	-	0.380	-	-	0.0150	-
A3 <sup>(2)</sup>	-	0.025	-	-	0.0010	-

Table 96. WLCSP64 - 64-ball, 3.141 x 3.127 mm, 0.35 mm pitch wafer level chip scale package mechanical data (continued)

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Тур	Max	Min	Тур	Max
b <sup>(3)</sup>	0.190	0.220	0.250	0.0075	0.0087	0.0098
D	3.106	3.141	3.176	0.1223	0.1237	0.1250
Е	3.092	3.127	3.162	0.1217	0.1231	0.1245
е	-	0.350	-	-	0.0138	-
e1	-	2.450	-	-	0.0965	-
e2	-	2.450	-	-	0.0965	-
F	-	0.3455	-	-	0.0136	-
G	-	0.3385	-	-	0.0133	-
aaa	-	-	0.100	-	-	0.0039
bbb	-	-	0.100	-	-	0.0039
ccc	-	-	0.100	-	-	0.0039
ddd	-	-	0.050	-	-	0.0020
eee	-	-	0.050	-	-	0.0020

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- 2. Back side coating.
- 3. Dimension is measured at the maximum bump diameter parallel to primary datum  ${\sf Z}$ .

Figure 55. WLCSP64 - 64-ball, 3.141 x 3.127 mm, 0.35 mm pitch wafer level chip scale package recommended footprint




Table 97. WLCSP64 recommended PCB design rules (0.35 mm pitch)

Dimension	Recommended values
Pitch	0.35 mm
Dpad	0.210 mm
Dsm	0.275 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.235 mm
Stencil thickness	0.100 mm

### **Device marking**

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





Figure 56. WLCSP64 marking (package top view)

Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

# 7.6 WLCSP49 package information

Figure 57. WLCSP49 - 49-ball, 3.141 x 3.127 mm, 0.4 mm pitch wafer level chip scale package outline



1. Drawing is not to scale.


STM32L431xx Package information

Table 98. WLCSP49 - 49-ball, 3.141 x 3.127 mm, 0.4 mm pitch wafer level chip scale package mechanical data

P							
Cumbal	millimeters			inches <sup>(1)</sup>			
Symbol	Min	Тур	Max	Min	Тур	Max	
Α	0.525	0.555	0.585	0.0207	0.0219	0.0230	
A1	-	0.175	-	-	0.0069	-	
A2	-	0.380	-	-	0.0150	-	
A3 <sup>(2)</sup>	-	0.025	-	-	0.0010	-	
b <sup>(3)</sup>	0.220	0.250	0.280	0.0087	0.0098	0.0110	
D	3.106	3.141	3.176	0.1223	0.1237	0.1250	
E	3.092	3.127	3.162	0.1217	0.1231	0.1245	
е	-	0.400	-	-	0.0157	-	
e1	-	2.400	-	-	0.0945	-	
e2	-	2.400	-	-	0.0945	-	
F	-	0.3705	-	-	0.0146	-	
G	-	0.3635	-	-	0.0143	-	
aaa	-	-	0.100	-	-	0.0039	
bbb	-	-	0.100	-	-	0.0039	
ccc	-	-	0.100	-	-	0.0039	
ddd	-	-	0.050	-	-	0.0020	
eee	-	-	0.050	-	-	0.0020	

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 58. WLCSP49 - 49-ball, 3.141 x 3.127 mm, 0.4 mm pitch wafer level chip scale package recommended footprint



<sup>2.</sup> Back side coating

<sup>3.</sup> Dimension is measured at the maximum bump diameter parallel to primary datum Z.

Table 99. WLCSP49 recommended PCB design rules (0.4 mm pitch)


Dimension	Recommended values
Pitch	0.4
Dpad	0.225 mm
Dsm	0.290 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.250 mm
Stencil thickness	0.100 mm

### **Device marking**

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 59. WLCSP49 marking (package top view)



1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

# 7.7 LQFP48 package information

Figure 60. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline

1. Drawing is not to scale.

Table 100. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.500	-	-	0.2165	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.500	-	-	0.2165	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

STM32L431xx Package information




Figure 61. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.

#### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





Figure 62. LQFP48 marking (package top view)

1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting

from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

## 7.8 UFQFPN48 package information

Figure 63. UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package outline



- 1. Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.


STM32L431xx Package information

Table 101. UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package mechanical data

	package mechanical data							
Symbol		millimeters			inches <sup>(1)</sup>			
Symbol	Min	Тур	Max	Min	Тур	Max		
Α	0.500	0.550	0.600	0.0197	0.0217	0.0236		
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020		
D	6.900	7.000	7.100	0.2717	0.2756	0.2795		
E	6.900	7.000	7.100	0.2717	0.2756	0.2795		
D2	5.500	5.600	5.700	0.2165	0.2205	0.2244		
E2	5.500	5.600	5.700	0.2165	0.2205	0.2244		
L	0.300	0.400	0.500	0.0118	0.0157	0.0197		
Т	-	0.152	-	-	0.0060	-		
b	0.200	0.250	0.300	0.0079	0.0098	0.0118		
е	-	0.500	-	-	0.0197	-		
ddd	-	-	0.080	-	-	0.0031		

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 64. UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package recommended footprint



<sup>1.</sup> Dimensions are expressed in millimeters.

### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





Figure 65. UFQFPN48 marking (package top view)

Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

### 7.9 UFQFPN32 package information

Figure 66. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package outline



- 1. Drawing is not to scale.
- 2. There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and

solder this backside pad to PCB ground.




Table 102. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package mechanical data

package meenanda dada						
Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Тур	Max	Min	Тур	Max
А	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	-	-	0.050	-	-	0.0020
A3	-	0.152	-	-	0.0060	-
b	0.180	0.230	0.280	0.0071	0.0091	0.0110
D	4.900	5.000	5.100	0.1929	0.1969	0.2008
D1	3.400	3.500	3.600	0.1339	0.1378	0.1417
D2	3.400	3.500	3.600	0.1339	0.1378	0.1417
E	4.900	5.000	5.100	0.1929	0.1969	0.2008
E1	3.400	3.500	3.600	0.1339	0.1378	0.1417
E2	3.400	3.500	3.600	0.1339	0.1378	0.1417
е	-	0.500	-		0.0197	-
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
ddd	-	-	0.080	-	-	0.0031

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 67. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package recommended footprint



<sup>1.</sup> Dimensions are expressed in millimeters.

### **Device marking**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.



Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 68. UFQFPN32 marking (package top view)

Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

### 7.10 Thermal characteristics

The maximum chip junction temperature (T<sub>J</sub>max) must never exceed the values given in *Table 22: General operating conditions*.

The maximum chip-junction temperature,  $T_J$  max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max x \Theta_{JA})$$

#### Where:

- T<sub>A</sub> max is the maximum ambient temperature in °C,
- Θ<sub>JA</sub> is the package junction-to-ambient thermal resistance, in °C/W,
- $P_D$  max is the sum of  $P_{INT}$  max and  $P_{I/O}$  max ( $P_D$  max =  $P_{INT}$  max +  $P_{I/O}$ max),
- P<sub>INT</sub> max is the product of all I<sub>DDXXX</sub> and V<sub>DDXXX</sub>, expressed in Watts. This is the maximum chip internal power.

 $P_{I\!/O}$  max represents the maximum power dissipation on output pins where:

$$P_{I/O}$$
 max =  $\Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DDIOx} - V_{OH}) \times I_{OH})$ ,

taking into account the actual  $V_{OL}$  /  $I_{OL}$  and  $V_{OH}$  /  $I_{OH}$  of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
$\Theta_{JA}$	Thermal resistance junction-ambient LQFP100 - 14 × 14 mm / 0.5 mm pitch	42	°C/W
	Thermal resistance junction-ambient UFBGA100 - 7 × 7 mm / 0.5 mm pitch	57	
	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm / 0.5 mm pitch	46	
	Thermal resistance junction-ambient UFBGA64 - 5 × 5 mm / 0.5 mm pitch	65	
	Thermal resistance junction-ambient WLCSP64 3.141 x 3.127 / 0.35 mm pitch	46	- C/VV
	Thermal resistance junction-ambient WLCSP49 3.141 x 3.127 / 0.4 mm pitch	48	
	Thermal resistance junction-ambient UFQFPN48 - 7 × 7 mm / 0.5 mm pitch	33	
	Thermal resistance junction-ambient LQFP48 - 7 × 7 mm / 0.5 mm pitch	57	

Table 103. Package thermal characteristics

#### 7.10.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org

### 7.10.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Section 8: Part numbering*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32L431xx at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

### **Example 1: High-performance application**

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax}$  = 82 °C (measured according to JESD51-2),  $I_{DDmax}$  = 50 mA,  $V_{DD}$  = 3.5 V, maximum 20 I/Os used at the same time in output at low level with  $I_{OL}$  = 8 mA,  $V_{OL}$ = 0.4 V and maximum 8 I/Os used at the same time in output at low level with  $I_{OL}$  = 20 mA,  $V_{OL}$ = 1.3 V

```
P_{INTmax} = 50 mA × 3.5 V= 175 mW
```

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$ 

This gives: P<sub>INTmax</sub> = 175 mW and P<sub>IOmax</sub> = 272 mW:

$$P_{Dmax} = 175 + 272 = 447 \text{ mW}$$

Using the values obtained in *Table 103* T<sub>Jmax</sub> is calculated as follows:

```
    For LQFP64, 46 °C/W
```

```
T_{\text{lmax}} = 82 °C + (46 °C/W × 447 mW) = 82 °C + 20.562 °C = 102.562 °C
```

This is within the range of the suffix 6 version parts ( $-40 < T_J < 105$  °C) see Section 8: Part numbering.

In this case, parts must be ordered at least with the temperature range suffix 6 (see Part numbering).

Note:

With this given  $P_{Dmax}$  we can find the  $T_{Amax}$  allowed for a given device temperature range (order code suffix 6 or 7).

```
Suffix 6: T_{Amax} = T_{Jmax} - (46^{\circ}\text{C/W} \times 447 \text{ mW}) = 105\text{-}20.562 = 84.438 ^{\circ}\text{C}
Suffix 7: T_{Amax} = T_{Jmax} - (46^{\circ}\text{C/W} \times 447 \text{ mW}) = 125\text{-}20.562 = 104.438 ^{\circ}\text{C}
```

#### **Example 2: High-temperature application**

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature  $T_J$  remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax}$  = 100 °C (measured according to JESD51-2),  $I_{DDmax}$  = 20 mA,  $V_{DD}$  = 3.5 V, maximum 20 I/Os used at the same time in output at low level with  $I_{OL}$  = 8 mA,  $V_{OL}$ = 0.4 V

 $P_{INTmax}$  = 20 mA × 3.5 V= 70 mW

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$ 

This gives: P<sub>INTmax</sub> = 70 mW and P<sub>IOmax</sub> = 64 mW:

 $P_{Dmax} = 70 + 64 = 134 \text{ mW}$ 

Thus: P<sub>Dmax</sub> = 134 mW

Using the values obtained in  $Table 103 T_{Jmax}$  is calculated as follows:


For LQFP64, 46 °C/W

 $T_{Jmax}$  = 100 °C + (46 °C/W × 134 mW) = 100 °C + 6.164 °C = 106.164 °C

This is above the range of the suffix 6 version parts ( $-40 < T_J < 105$  °C).

In this case, parts must be ordered at least with the temperature range suffix 7 (see *Section 8: Part numbering*) unless we reduce the power dissipation in order to be able to use suffix 6 parts.


Refer to *Figure* 69 to select the required temperature range (suffix 6 or 7) according to your ambient temperature or power requirements.



STM32L431xx Part numbering

# 8 Part numbering

Table 104. STM32L431xx ordering information scheme



xxx = programmed parts

Revision history STM32L431xx

# 9 Revision history

Table 105. Document revision history

Revision	Changes		
1	Initial release.		
2	Added 1x LPUART on cover page. Replaced all references to RM0392 by RM0394 (Reference Manual). Updated Section 3.7: Boot modes. Added Table 4: STM32L431xx modes overview. Updated baudrate in Section 3.25: Universal synchronous/asynchronous receiver transmitter (USART). Updated Section 6.1.7: Current consumption measurement. Added footnote to Table 59: I/O current injection susceptibility. Updated Table 60: I/O static characteristics. Updated Section 6.3.17: Analog-to-Digital converter characteristics. Added F <sub>ADC</sub> min in Table 65: ADC characteristics. Updated Table 71: DAC characteristics. Added Ibias parameter in Table 74: COMP characteristics. Updated Section 7: Package information.		
	1		

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

