CS:APP Chapter 4 Computer Architecture Sequential Implementation

Randal E. Bryant


Adapted by Thomas D. Howell for

Carnegie Mellon University

http://csapp.cs.cmu.edu

CS 47 Spring 2014


Y86 Instruction Set



Building Blocks


Combinational Logic

- Compute Boolean functions of inputs
- Continuously respond to input changes
- Operate on data and implement control



Storage Elements

- Store bits
- Addressable memories
- Non-addressable registers
- Loaded only as clock rises



CS 47 Spring 2014

-3-

Hardware Control Language

- Very simple hardware description language
- Can only express limited aspects of hardware operation
 - Parts we want to explore and modify

Data Types

- bool: Boolean
 - a, b, c, ...
- int: words
 - A, B, C, ...
 - Does not specify word size---bytes, 32-bit words, ...

Statements

- bool a = bool-expr ;
- int A = int-expr ;

-4-

HCL Operations

Classify by type of value returned

Boolean Expressions

- Logic Operations
 - a && b, a || b, !a
- Word Comparisons
 - A == B, A != B, A < B, A <= B, A >= B, A > B
- Set Membership
 - A in { B, C, D }

Word Expressions

- Case expressions
 - [a: A; b: B; c: C]
 - Evaluate test expressions a, b, c, ... in sequence
 - Return word expression A, B, C, ... for first successful test

-5 - CS 47 Spring 2014


SEQ Hardware Structure

State

- Program counter register (PC)
- Condition code register (CC)
- Register File
- Memories
 - Access same memory space
 - Data: for reading/writing program data
 - Instruction: for reading instructions

Instruction Flow

- Read instruction at address specified by PC
- Process through stages
- Update program counter



SEQ Stages

Fetch

Read instruction from instruction memory

Decode

■ Read program registers

Execute

■ Compute value or address

Memory

Read or write data


Write Back

■ Write program registers


PC

■ Update program counter

-7-



Instruction Decoding



Instruction Format

Instruction byte icode:ifun
 Optional register byte rA:rB
 Optional constant word valC

-8- CS 47 Spring 2014

Executing Arith./Logical Operation

OP1 rA, rB 6 fn rA rB

Fetch

■ Read 2 bytes

Decode

Read operand registers

Execute

- Perform operation
- Set condition codes

Memory

Do nothing

Write back

Update register

PC Update

■ Increment PC by 2

-9- CS 47 Spring 2014

Stage Computation: Arith/Log. Ops

	OPI rA, rB	
	icode:ifun ← M₁[PC]	R
Fetch	rA:rB ← M₁[PC+1]	R
	valP ← PC+2	С
Decode	valA ← R[rA]	R
Decode	valB ← R[rB]	R
Execute	valE ← valB OP valA	Р
LACCULE	Set CC	S
Memory		
Write	R[rB] ← valE	W
back		
PC update	PC ← valP	U

Read instruction byte Read register byte

Compute next PC Read operand A Read operand B Perform ALU operation Set condition code register

Write back result

Update PC

- Formulate instruction execution as sequence of simple steps
- Use same general form for all instructions

- 10 - CS 47 Spring 2014

Executing rmmovl

rmmovl rA, D(rB) 4 0 rA rB D

Fetch

Read 6 bytes

Decode

Read operand registers

Execute

Compute effective address

Memory

■ Write to memory

Write back

■ Do nothing

PC Update

■ Increment PC by 6

- 11 - CS 47 Spring 2014

Stage Computation: rmmovl

	rmmovl rA, D(rB)	
	icode:ifun ← M₁[PC]	Re
Fetch	$rA:rB \leftarrow M_1[PC+1]$	R
retch	valC ← M₄[PC+2]	Re
	valP ← PC+6	C
Decode	valA ← R[rA]	Re
Decode	valB ← R[rB]	Re
Execute	valE ← valB + valC	C
Memory	M₄[valE] ← valA	w
Write		
back		
PC update	PC ← valP	U

Read instruction byte
Read register byte
Read displacement D
Compute next PC
Read operand A
Read operand B
Compute effective address

Write value to memory

Update PC

Use ALU for address computation

- 12 - CS 47 Spring 2014

Executing popl

poplrA b 0 rA f

Fetch

■ Read 2 bytes

Decode

Read stack pointer

Execute

Increment stack pointer by 4

Memory

Read from old stack pointer

Write back

- Update stack pointer
- Write result to register

PC Update

■ Increment PC by 2

- 13 - CS 47 Spring 2014

Stage Computation: popl

	popl rA	
	icode:ifun ← M₁[PC]	
Fetch	rA:rB ← M₁[PC+1]	
l etcii		
	valP ← PC+2	
Decode	valA ← R[%esp]	
Decode	valB ← R [%esp]	
Execute	valE ← valB + 4	
Memory	valM ← M₄[valA]	
Write	R[%esp] ← valE	
back	R[rA] ← valM	
PC update	PC ← valP	

Read instruction byte Read register byte

Compute next PC
Read stack pointer
Read stack pointer
Increment stack pointer


Read from stack Update stack pointer Write back result Update PC

- Use ALU to increment stack pointer
- Must update two registers
 - Popped value
 - New stack pointer

CS 47 Spring 2014

- 14 -

Executing Jumps



Fetch

- Read 5 bytes
- Increment PC by 5

Decode

Do nothing

Execute

 Determine whether to take branch based on jump condition and condition codes

Memory

■ Do nothing

Write back

Do nothing

PC Update

 Set PC to Dest if branch taken or to incremented PC if not branch

- 15 - CS 47 Spring 2014

Stage Computation: Jumps

jXX Dest	
icode:ifun ← M₁[PC]	Read instruction byte
valC ← M ₄ [PC+1]	Read destination address
valP ← PC+5	Fall through address
Bch ← Cond(CC,ifun)	Take branch?
PC ← Bch ? valC : valP	Update PC
	icode:ifun \leftarrow M ₁ [PC] valC \leftarrow M ₄ [PC+1] valP \leftarrow PC+5 Bch \leftarrow Cond(CC,ifun)

- Compute both addresses
- Choose based on setting of condition codes and branch condition

- 16 - CS 47 Spring 2014

Executing call

call Dest	8 0	Dest	
return:	xx xx		
target:	xx xx		

Fetch

- Read 5 bytes
- Increment PC by 5

Decode

Read stack pointer

Execute

Decrement stack pointer by

Memory

 Write incremented PC to new value of stack pointer

Write back

Update stack pointer

PC Update

Set PC to Dest

– 17 – CS 47 Spring 2014

Stage Computation: call

call Dest	
icode:ifun ← M₁[PC]	Read i
valC ← M ₄ [PC+1]	Read
valP ← PC+5	Comp
valB ← R[%esp]	Reads
valE ← valB + −4	Decrei
M₄[valE] ← valP	Write
R[%esp] ← valE	Update
PC ← valC	Set PC
	icode:ifun \leftarrow M ₁ [PC] valC \leftarrow M ₄ [PC+1] valP \leftarrow PC+5 valB \leftarrow R[%esp] valE \leftarrow valB + -4 M ₄ [valE] \leftarrow valP R[%esp] \leftarrow valE

Read instruction byte

Read destination address
Compute return point

Read stack pointer Decrement stack pointer


Write return value on stack Update stack pointer

Set PC to destination

- Use ALU to decrement stack pointer
- Store incremented PC

- 18 - CS 47 Spring 2014

Executing ret



Fetch

■ Read 1 byte

Decode

■ Read stack pointer

Execute

■ Increment stack pointer by 4

Memory

Read return address from old stack pointer

Write back

Update stack pointer

PC Update

■ Set PC to return address

– 19 – CS 47 Spring 2014

Stage Computation: ret

	ret	
Fetch	icode:ifun ← M₁[PC]	Read instruction byte
Decode	$valA \leftarrow R[\$esp]$ $valB \leftarrow R[\$esp]$	Read operand stack pointer Read operand stack pointer
Execute	valE ← valB + 4	Increment stack pointer
Memory	valM ← M₄[valA]	Read return address
Write	R[%esp] ← valE	Update stack pointer
back		
PC update	PC ← valM	Set PC to return address

- Use ALU to increment stack pointer
- Read return address from memory

- 20 - CS 47 Spring 2014

Computation Steps

		OPI rA, rB
	icode,ifun	icode:ifun ← M₁[PC]
Fetch	rA,rB	$rA:rB \leftarrow M_1[PC+1]$
retcii	valC	
	valP	valP ← PC+2
Decode	valA, srcA	valA ← R[rA]
Decode	valB, srcB	valB ← R[rB]
Execute	valE	valE ← valB OP valA
Execute	Cond code	Set CC
Memory	valM	
Write	dstE	R[rB] ← valE
back	dstM	
PC update	PC	PC ← valP

Read instruction byte
Read register byte
[Read constant word]
Compute next PC
Read operand A
Read operand B
Perform ALU operation
Set condition code register
[Memory read/write]
Write back ALU result
[Write back memory result]
Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

- 21 - CS 47 Spring 2014

Computation Steps

	call Dest
icode,ifun	icode:ifun ← M₁[PC]
rA,rB	
valC	valC ← M₄[PC+1]
valP	valP ← PC+5
valA, srcA	
valB, srcB	valB ← R[%esp]
valE	valE ← valB + -4
Cond code	
valM	M₄[valE] ← valP
dstE	R[%esp] ← valE
dstM	
PC	PC ← valC
	rA,rB valC valP valA, srcA valB, srcB valE Cond code valM dstE dstM

Read instruction byte
[Read register byte]
Read constant word
Compute next PC
[Read operand A]
Read operand B
Perform ALU operation
[Set condition code reg.]
[Memory read/write]
[Write back ALU result]
Write back memory result
Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

- 22 - CS 47 Spring 2014

Computed Values


Fetch		Execute	
icode	Instruction code	valE	ALU result
ifun	Instruction function	■ Bch	Branch flag
rA	Instr. Register A	Memory	
rB	Instr. Register B	■ valM	Value from
valC	Instruction constant	memo	ory
valP	Incremented PC		
Decode			
srcA	Register ID A		
srcB	Register ID B		
dstE	Destination Register E		
dstM	Destination Register M		
valA	Register value A		
valB	Register value B		

- 23 - CS 47 Spring 2014


SEQ Hardware

Key

- Blue boxes: predesigned hardware blocks
 - E.g., memories, ALU
- Gray boxes: control logic
 - Describe in HCL
- White ovals: labels for signals
- Thick lines: 32-bit word values
- Thin lines: 4-8 bit values
- Dotted lines:1-bit values



- 24 - CS 47 Spring 2014




■ PC: Register containing PC

■ Instruction memory: Read 6 bytes (PC to PC+5)

■ Split: Divide instruction byte into icode and ifun

Align: Get fields for rA, rB, and valC

– 25 – CS 47 Spring 2014




Control Logic

Instr. Valid: Is this instruction valid?

■ Need regids: Does this instruction have register bytes?

■ Need valC: Does this instruction have a constant word?

- 26 - CS 47 Spring 2014




Decode Logic

Register File

- Read ports A, B
- Write ports E, M
- Addresses are register IDs or f (no access)

Control Logic

- srcA, srcB: read port addresses
- dstE, dstM: write port addresses



- 28 - CS 47 Spring 2014

A Source

	OPI rA, rB	
Decode	valA ← R[rA]	Read operand A
	rmmovl rA, D(rB)	
Decode	valA ← R[rA]	Read operand A
	popl rA	
Decode	valA ← R[%esp]	Read stack pointer
	jXX Dest	
Decode		No operand
	call Dest	
Decode		No operand
	ret	
Decode	valA ← R[%esp]	Read stack pointer
-	MOVL, IRMMOVL, IOPL, IPUS	SHL } : rA;

```
int srcA = [
          icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : rA;
          icode in { IPOPL, IRET } : RESP;
          1 : RNONE; # Don't need register
    ];
    -29 - CS
```

CS 47 Spring 2014

E Destination

]; -30-

```
OPI rA, rB
                 Write-back R[rB] ← valE
                                                        Write back result
                             rmmovl rA, D(rB)
                  Write-back
                                                        None
                             popl rA
                  Write-back R[%esp] ← valE
                                                        Update stack pointer
                             jXX Dest
                  Write-back
                                                        None
                             call Dest
                  Write-back R[%esp] ← valE
                                                        Update stack pointer
                 Write-back R[%esp] ← valE
                                                        Update stack pointer
int dstE = [
        icode in { IRRMOVL, IIRMOVL, IOPL} : rB;
        icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
        1 : RNONE; # Don't need register
```

CS 47 Spring 2014


Execute Logic

Units

- ALU
 - Implements 4 required functions
 - Generates condition code values
- CC
 - Register with 3 condition code bits
- bcond
 - Computes branch flag

Control Logic

- Set CC: Should condition code register be loaded?
- ALU A: Input A to ALU
- ALU B: Input B to ALU
- ALU fun: What function should ALU compute?



- 31 - CS 47 Spring 2014

ALU A Input ____

iiile ei c	OPI rA, rB	
Execute	valE ← valB OP valA	Perform ALU operation
	A D(-D)	
	rmmovl rA, D(rB)	
Execute	valE ← valB + valC	Compute effective address
	popl rA	
Execute	valE ← valB + 4	Increment stack pointer
	jXX Dest	
Execute		No operation
	_	
	call Dest	
Execute	valE ← valB + -4	Decrement stack pointer
	ret	
Execute	valE ← valB + 4	Increment stack pointer

ALU Operation

-		
_	OPI rA, rB	
Execute	valE ← valB OP valA	Perform ALU operation
	rmmovl rA, D(rB)	
Execute	valE ← valB + valC	Compute effective address
	popl rA	
Execute	valE ← valB + 4	Increment stack pointer
	jXX Dest	
Execute		No operation
	call Dest	
Execute	valE ← valB + -4	Decrement stack pointer
	ret	
Execute	valE ← valB + 4	Increment stack pointer
int alui	fun = [icode == IOPL : ifun;	
	1 : ALUADD;	
1;		CS 47 Spring 201

- 33 - CS 47 Spring 2014


Memory Logic

Memory

Reads or writes memory word

Control Logic

- Mem. read: should word be read?
- Mem. write: should word be written?
- Mem. addr.: Select address
- Mem. data.: Select data



- 34 - CS 47 Spring 2014

Memory Address

			OPI rA, rB			
		Memory		No operation		
			rmmovl rA, D(rB)			
		Memory	M ₄ [valE] ← valA	Write value to memory		
			popl rA			
		Memory	valM ← M ₄ [valA]	Read from stack		
			jXX Dest			
		Memory		No operation		
			call Dest			
		Memory	$M_4[valE] \leftarrow valP$	Write return value on stack		
			ret			
		Memory	valM ← M₄[valA]	Read return address		
	int mem	addr = [
		icode in {	IRMMOVL, IPUSHL, ICALL	, IMRMOVL } : valE;		
		<pre>icode in { IPOPL, IRET } : valA;</pre>				
		# Other instructions don't need address				
- 35 –	1;			CS 47 Spring 2014		

Memory Read

OPI rA, rB	
	No operation
rmmovl rA, D(rB)	
M₄[valE] ← valA	Write value to memory
popl rA	
valM ← M₄[valA]	Read from stack
jXX Dest	
	No operation
call Dest	
M₄[valE] ← valP	Write return value on stack
ret	
valM ← M₄[valA]	Read return address
	rmmovl rA, D(rB) M ₄ [valE] ← valA popl rA valM ← M ₄ [valA] jXX Dest call Dest M ₄ [valE] ← valP ret


- 36 - CS 47 Spring 2014

bool mem_read = icode in { IMRMOVL, IPOPL, IRET };

PC Update Logic

New PC

Select next value of PC




- 37 - CS 47 Spring 2014

PC Update

```
OPI rA, rB
PC update
           PC ← valP
                                      Update PC
           rmmovl rA, D(rB)
PC update
           PC ← valP
                                      Update PC
           popl rA
PC update  PC ← valP
                                      Update PC
           jXX Dest
PC update  PC ← Bch ? valC : valP
                                      Update PC
           call Dest
PC update
           PC ← valC
                                      Set PC to destination
           ret
PC update PC ← valM
                                      Set PC to return address
int new pc = [
        icode == ICALL : valC;
        icode == IJXX && Bch : valC;
        icode == IRET : valM;
        1 : valP;
1;
```

- 38 - CS 47 Spring 2014

SEQ Operation



State

- PC register
- Cond. Code register
- Data memory
- Register file

All updated as clock rises


combinational Logic


- ALU
- **Control logic**
- Memory reads
 - Instruction memory
 - Register file
 - Data memory

CS 47 Spring 2014

SEQ Operation #2

- 39 -







- state set according to second irmovl instruction
- combinational logic starting to react to state changes

- 40 - CS 47 Spring 2014

SEQ Operation #3







- state set according to second irmov1 instruction
- combinational logic generates results for addl instruction

- 41 - CS 47 Spring 2014

SEQ Operation #4







- state set according to addl instruction
- combinational logic starting to react to state changes

- 42 - CS 47 Spring 2014







- state set according to addl instruction
- combinational logic generates results for je instruction

CS 47 Spring 2014

SEQ Summary

Implementation

-43 -

- Express every instruction as series of simple steps
- Follow same general flow for each instruction type
- Assemble registers, memories, predesigned combinational blocks
- Connect with control logic

Limitations

- Too slow to be practical
- In one cycle, must propagate through instruction memory, register file, ALU, and data memory
- Would need to run clock very slowly
- Hardware units only active for fraction of clock cycle

- 44 - CS 47 Spring 2014